summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMISelLowering.h
diff options
context:
space:
mode:
authorAnton Korobeynikov <asl@math.spbu.ru>2009-08-21 12:41:24 +0000
committerAnton Korobeynikov <asl@math.spbu.ru>2009-08-21 12:41:24 +0000
commit9a232f46a89107eb4f7423593bb006e43c4adb0a (patch)
tree2998f567fb69f0d6b93448302a3a4b8e6295112b /llvm/lib/Target/ARM/ARMISelLowering.h
parent84e24388cd03e7ee7e734eb0717b92a91de9ac66 (diff)
downloadbcm5719-llvm-9a232f46a89107eb4f7423593bb006e43c4adb0a.tar.gz
bcm5719-llvm-9a232f46a89107eb4f7423593bb006e43c4adb0a.zip
Add lowering of ARM 4-element shuffles to multiple instructios via perfectshuffle-generated table.
llvm-svn: 79624
Diffstat (limited to 'llvm/lib/Target/ARM/ARMISelLowering.h')
-rw-r--r--llvm/lib/Target/ARM/ARMISelLowering.h12
1 files changed, 11 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.h b/llvm/lib/Target/ARM/ARMISelLowering.h
index b72a59f317d..c54eddd88cb 100644
--- a/llvm/lib/Target/ARM/ARMISelLowering.h
+++ b/llvm/lib/Target/ARM/ARMISelLowering.h
@@ -131,7 +131,17 @@ namespace llvm {
VEXT, // extract
VREV64, // reverse elements within 64-bit doublewords
VREV32, // reverse elements within 32-bit words
- VREV16 // reverse elements within 16-bit halfwords
+ VREV16, // reverse elements within 16-bit halfwords
+
+ VZIP32,
+ VZIP16,
+ VZIP8,
+ VUZP32,
+ VUZP16,
+ VUZP8,
+ VTRN32,
+ VTRN16,
+ VTRN8
};
}
OpenPOWER on IntegriCloud