summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMISelLowering.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2009-08-12 05:17:19 +0000
committerEvan Cheng <evan.cheng@apple.com>2009-08-12 05:17:19 +0000
commitbb2af3555c0433fa2e8210027a7cd2483ca33f15 (patch)
tree34eca5c9db22692e327fb26fd6aee516882facd0 /llvm/lib/Target/ARM/ARMISelLowering.cpp
parentda3b25079607cd4b46f0f129a69dc5504a0d2622 (diff)
downloadbcm5719-llvm-bb2af3555c0433fa2e8210027a7cd2483ca33f15.tar.gz
bcm5719-llvm-bb2af3555c0433fa2e8210027a7cd2483ca33f15.zip
Shrink Thumb2 movcc instructions.
llvm-svn: 78790
Diffstat (limited to 'llvm/lib/Target/ARM/ARMISelLowering.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMISelLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp
index 921c604759b..366c87cd1ac 100644
--- a/llvm/lib/Target/ARM/ARMISelLowering.cpp
+++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp
@@ -2539,7 +2539,7 @@ ARMTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI,
switch (MI->getOpcode()) {
default:
llvm_unreachable("Unexpected instr type to insert");
- case ARM::tMOVCCr: {
+ case ARM::tMOVCCr_pseudo: {
// To "insert" a SELECT_CC instruction, we actually have to insert the
// diamond control-flow pattern. The incoming instruction knows the
// destination vreg to set, the condition code register to branch on, the
OpenPOWER on IntegriCloud