diff options
| author | Adhemerval Zanella <adhemerval.zanella@linaro.org> | 2019-03-18 18:40:07 +0000 |
|---|---|---|
| committer | Adhemerval Zanella <adhemerval.zanella@linaro.org> | 2019-03-18 18:40:07 +0000 |
| commit | 664c1ef52849623ef509e34968e0807a21b7bf15 (patch) | |
| tree | d66a806e4012afe2dce825f3289595becfb0ff9c /llvm/lib/Target/ARM/ARMISelLowering.cpp | |
| parent | f6a53d63a10078a5150fd1f9c867e7714ea21417 (diff) | |
| download | bcm5719-llvm-664c1ef52849623ef509e34968e0807a21b7bf15.tar.gz bcm5719-llvm-664c1ef52849623ef509e34968e0807a21b7bf15.zip | |
[TargetLowering] Add code size information on isFPImmLegal. NFC
This allows better code size for aarch64 floating point materialization
in a future patch.
Reviewers: evandro
Differential Revision: https://reviews.llvm.org/D58690
llvm-svn: 356389
Diffstat (limited to 'llvm/lib/Target/ARM/ARMISelLowering.cpp')
| -rw-r--r-- | llvm/lib/Target/ARM/ARMISelLowering.cpp | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp index b8e60028fd2..9748e204a5d 100644 --- a/llvm/lib/Target/ARM/ARMISelLowering.cpp +++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp @@ -14413,7 +14413,8 @@ bool ARM::isBitFieldInvertedMask(unsigned v) { /// isFPImmLegal - Returns true if the target can instruction select the /// specified FP immediate natively. If false, the legalizer will /// materialize the FP immediate as a load from a constant pool. -bool ARMTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT) const { +bool ARMTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, + bool ForCodeSize) const { if (!Subtarget->hasVFP3()) return false; if (VT == MVT::f16 && Subtarget->hasFullFP16()) |
