diff options
| author | Benjamin Kramer <benny.kra@googlemail.com> | 2011-08-27 17:36:14 +0000 |
|---|---|---|
| committer | Benjamin Kramer <benny.kra@googlemail.com> | 2011-08-27 17:36:14 +0000 |
| commit | 61a1ff543cde49f49666d8cb7d49b23ef4fe33a8 (patch) | |
| tree | 703d8c41be4bf103b3c46a65467496f1e423ae10 /llvm/lib/Target/ARM/ARMISelLowering.cpp | |
| parent | 5ff961c376224f767a3963149905fcd7233afeda (diff) | |
| download | bcm5719-llvm-61a1ff543cde49f49666d8cb7d49b23ef4fe33a8.tar.gz bcm5719-llvm-61a1ff543cde49f49666d8cb7d49b23ef4fe33a8.zip | |
Silence GCC warnings and make an array const.
llvm-svn: 138706
Diffstat (limited to 'llvm/lib/Target/ARM/ARMISelLowering.cpp')
| -rw-r--r-- | llvm/lib/Target/ARM/ARMISelLowering.cpp | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp index a4ee0325138..ccb84ab82c3 100644 --- a/llvm/lib/Target/ARM/ARMISelLowering.cpp +++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp @@ -5216,7 +5216,7 @@ struct AddSubFlagsOpcodePair { unsigned MachineOpc; }; -static AddSubFlagsOpcodePair AddSubFlagsOpcodeMap[] = { +static const AddSubFlagsOpcodePair AddSubFlagsOpcodeMap[] = { {ARM::ADCSri, ARM::ADCri}, {ARM::ADCSrr, ARM::ADCrr}, {ARM::ADCSrsi, ARM::ADCrsi}, @@ -5256,7 +5256,7 @@ bool ARMTargetLowering::RemapAddSubWithFlags(MachineInstr *MI, // the tiny opcode table is not costly. static const int NPairs = sizeof(AddSubFlagsOpcodeMap) / sizeof(AddSubFlagsOpcodePair); - for (AddSubFlagsOpcodePair *Pair = &AddSubFlagsOpcodeMap[0], + for (const AddSubFlagsOpcodePair *Pair = &AddSubFlagsOpcodeMap[0], *End = &AddSubFlagsOpcodeMap[NPairs]; Pair != End; ++Pair) { if (OldOpc == Pair->PseudoOpc) { NewOpc = Pair->MachineOpc; @@ -5303,7 +5303,7 @@ ARMTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI, Offset = -Offset; MachineMemOperand *MMO = *MI->memoperands_begin(); - MachineInstrBuilder MIB = BuildMI(*BB, MI, dl, TII->get(NewOpc)) + BuildMI(*BB, MI, dl, TII->get(NewOpc)) .addOperand(MI->getOperand(0)) // Rn_wb .addOperand(MI->getOperand(1)) // Rt .addOperand(MI->getOperand(2)) // Rn |
