summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMISelLowering.cpp
diff options
context:
space:
mode:
authorEli Friedman <eli.friedman@gmail.com>2011-06-09 22:14:44 +0000
committerEli Friedman <eli.friedman@gmail.com>2011-06-09 22:14:44 +0000
commit1877ac993757e7e7290b9b1e9f3a0f11dd2f5c28 (patch)
tree5f3085cf8439836d79af57cafccd35d956aa1ee7 /llvm/lib/Target/ARM/ARMISelLowering.cpp
parent4b6fed4babceb8021d971f7b943e346defe65879 (diff)
downloadbcm5719-llvm-1877ac993757e7e7290b9b1e9f3a0f11dd2f5c28.tar.gz
bcm5719-llvm-1877ac993757e7e7290b9b1e9f3a0f11dd2f5c28.zip
Change this DAGCombine to build AND of SHR instead of SHR of AND; this matches the ordering we prefer in instcombine. Part of rdar://9562809.
The potential DAGCombine which enforces this more generally messes up some other very fragile patterns, so I'm leaving that alone, at least for now. llvm-svn: 132809
Diffstat (limited to 'llvm/lib/Target/ARM/ARMISelLowering.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud