summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMFastISel.cpp
diff options
context:
space:
mode:
authorEric Christopher <echristo@gmail.com>2013-04-22 14:11:25 +0000
committerEric Christopher <echristo@gmail.com>2013-04-22 14:11:25 +0000
commitcc2cfe426da1f4dc0178960ba94f7e02bf64f381 (patch)
treef7c3bff31b058faeaeb9b1dadb55e624575f1ddb /llvm/lib/Target/ARM/ARMFastISel.cpp
parent6647fb2c60cb24a3cf624c16045dcd72f0be263a (diff)
downloadbcm5719-llvm-cc2cfe426da1f4dc0178960ba94f7e02bf64f381.tar.gz
bcm5719-llvm-cc2cfe426da1f4dc0178960ba94f7e02bf64f381.zip
No really, don't store anything to this since it's unconditionally
set below. llvm-svn: 180015
Diffstat (limited to 'llvm/lib/Target/ARM/ARMFastISel.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMFastISel.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMFastISel.cpp b/llvm/lib/Target/ARM/ARMFastISel.cpp
index c678e8eaf07..5d45f649124 100644
--- a/llvm/lib/Target/ARM/ARMFastISel.cpp
+++ b/llvm/lib/Target/ARM/ARMFastISel.cpp
@@ -2605,7 +2605,7 @@ unsigned ARMFastISel::ARMEmitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT,
unsigned Opc;
bool isBoolZext = false;
- const TargetRegisterClass *RC = 0;
+ const TargetRegisterClass *RC;
switch (SrcVT.SimpleTy) {
default: return 0;
case MVT::i16:
OpenPOWER on IntegriCloud