diff options
| author | Lang Hames <lhames@gmail.com> | 2013-06-28 18:36:42 +0000 |
|---|---|---|
| committer | Lang Hames <lhames@gmail.com> | 2013-06-28 18:36:42 +0000 |
| commit | c22e39d83dcbfe0bee919fdf2d0aaf0944b20cef (patch) | |
| tree | 7a2ede7fd26dba765dbf52d734d23e55bdd0450c /llvm/lib/CodeGen/SelectionDAG | |
| parent | ff9a5c29feba4388a8dc52289abe9d31c0b348fc (diff) | |
| download | bcm5719-llvm-c22e39d83dcbfe0bee919fdf2d0aaf0944b20cef.tar.gz bcm5719-llvm-c22e39d83dcbfe0bee919fdf2d0aaf0944b20cef.zip | |
Add missing case to switch statement - DAGTypeLegalizer::ExpandIntegerResult
should expand ATOMIC_CMP_SWAP nodes the same way that it does for ATOMIC_SWAP.
Since ATOMIC_LOADs on some targets (e.g. older ARM variants) get legalized to
ATOMIC_CMP_SWAPs, the missing case had been causing i64 atomic loads to crash
during isel.
<rdar://problem/14074644>
llvm-svn: 185186
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG')
| -rw-r--r-- | llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp index 18f6b9446ad..0e391d2d5da 100644 --- a/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp +++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp @@ -1138,7 +1138,8 @@ void DAGTypeLegalizer::ExpandIntegerResult(SDNode *N, unsigned ResNo) { case ISD::ATOMIC_LOAD_MAX: case ISD::ATOMIC_LOAD_UMIN: case ISD::ATOMIC_LOAD_UMAX: - case ISD::ATOMIC_SWAP: { + case ISD::ATOMIC_SWAP: + case ISD::ATOMIC_CMP_SWAP: { std::pair<SDValue, SDValue> Tmp = ExpandAtomic(N); SplitInteger(Tmp.first, Lo, Hi); ReplaceValueWith(SDValue(N, 1), Tmp.second); |
