diff options
| author | David Blaikie <dblaikie@gmail.com> | 2013-09-20 00:33:11 +0000 |
|---|---|---|
| committer | David Blaikie <dblaikie@gmail.com> | 2013-09-20 00:33:11 +0000 |
| commit | 9d117ab7ef43ca94ff4b8fda523e2b8db3aede81 (patch) | |
| tree | a9ef74161fe0cf25a267c65481f78c5c5e2af56a /llvm/lib/CodeGen/SelectionDAG | |
| parent | 388fbd8f31d9fdbc39f1dae35b96de2b381b8a26 (diff) | |
| download | bcm5719-llvm-9d117ab7ef43ca94ff4b8fda523e2b8db3aede81.tar.gz bcm5719-llvm-9d117ab7ef43ca94ff4b8fda523e2b8db3aede81.zip | |
Add braces to suppress Clang's dangling-else warning.
These violations were introduced in r191049
llvm-svn: 191059
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG')
| -rw-r--r-- | llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp index a565da5299c..b355cc9a648 100644 --- a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp +++ b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp @@ -3420,7 +3420,7 @@ SDNode *DAGCombiner::MatchRotate(SDValue LHS, SDValue RHS, SDLoc DL) { // fold (or (shl x, (*ext y)), (srl x, (*ext (sub 32, y)))) -> // (rotr x, (sub 32, y)) if (ConstantSDNode *SUBC = - dyn_cast<ConstantSDNode>(RExtOp0.getOperand(0))) + dyn_cast<ConstantSDNode>(RExtOp0.getOperand(0))) { if (SUBC->getAPIntValue() == OpSizeInBits) { return DAG.getNode(HasROTL ? ISD::ROTL : ISD::ROTR, DL, VT, LHSShiftArg, @@ -3442,6 +3442,7 @@ SDNode *DAGCombiner::MatchRotate(SDValue LHS, SDValue RHS, SDLoc DL) { return DAG.getNode(LHSShiftArg.getOpcode(), DL, VT, V).getNode(); } } + } } else if (LExtOp0.getOpcode() == ISD::SUB && RExtOp0 == LExtOp0.getOperand(1)) { // fold (or (shl x, (*ext (sub 32, y))), (srl x, (*ext y))) -> @@ -3449,7 +3450,7 @@ SDNode *DAGCombiner::MatchRotate(SDValue LHS, SDValue RHS, SDLoc DL) { // fold (or (shl x, (*ext (sub 32, y))), (srl x, (*ext y))) -> // (rotl x, (sub 32, y)) if (ConstantSDNode *SUBC = - dyn_cast<ConstantSDNode>(LExtOp0.getOperand(0))) + dyn_cast<ConstantSDNode>(LExtOp0.getOperand(0))) { if (SUBC->getAPIntValue() == OpSizeInBits) { return DAG.getNode(HasROTR ? ISD::ROTR : ISD::ROTL, DL, VT, LHSShiftArg, @@ -3471,6 +3472,7 @@ SDNode *DAGCombiner::MatchRotate(SDValue LHS, SDValue RHS, SDLoc DL) { return DAG.getNode(RHSShiftArg.getOpcode(), DL, VT, V).getNode(); } } + } } } |
