summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
diff options
context:
space:
mode:
authorPatrik Hagglund <patrik.h.hagglund@ericsson.com>2012-12-11 09:57:18 +0000
committerPatrik Hagglund <patrik.h.hagglund@ericsson.com>2012-12-11 09:57:18 +0000
commit8d2e7cf5610c4c2d967a3ae1606ee94cd6924bf7 (patch)
tree62ddc9c97bf3ab9342f40f3f0f885d29cd17e3b2 /llvm/lib/CodeGen/SelectionDAG
parentffb60f7c08e657ae7bbc641c667ffd8746c6be32 (diff)
downloadbcm5719-llvm-8d2e7cf5610c4c2d967a3ae1606ee94cd6924bf7.tar.gz
bcm5719-llvm-8d2e7cf5610c4c2d967a3ae1606ee94cd6924bf7.zip
Change TargetLowering::findRepresentativeClass to take an MVT, instead
of EVT. llvm-svn: 169845
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
index c866eded56c..78f72ab7a54 100644
--- a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
@@ -712,9 +712,9 @@ bool TargetLowering::isLegalRC(const TargetRegisterClass *RC) const {
/// findRepresentativeClass - Return the largest legal super-reg register class
/// of the register class for the specified type and its associated "cost".
std::pair<const TargetRegisterClass*, uint8_t>
-TargetLowering::findRepresentativeClass(EVT VT) const {
+TargetLowering::findRepresentativeClass(MVT VT) const {
const TargetRegisterInfo *TRI = getTargetMachine().getRegisterInfo();
- const TargetRegisterClass *RC = RegClassForVT[VT.getSimpleVT().SimpleTy];
+ const TargetRegisterClass *RC = RegClassForVT[VT.SimpleTy];
if (!RC)
return std::make_pair(RC, 0);
OpenPOWER on IntegriCloud