summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2006-04-17 21:48:13 +0000
committerChris Lattner <sabre@nondot.org>2006-04-17 21:48:13 +0000
commit6bd68ae81e64f823a293f616fd088b3552c86e30 (patch)
tree62f2a0ed2175974cf4962f3401e58c05056f59ac /llvm/lib/CodeGen/SelectionDAG
parentefe2b3f2fc4af9f0330583567c109b46140b069d (diff)
downloadbcm5719-llvm-6bd68ae81e64f823a293f616fd088b3552c86e30.tar.gz
bcm5719-llvm-6bd68ae81e64f823a293f616fd088b3552c86e30.zip
Don't diddle VRSAVE if no registers need to be added/removed from it. This
allows us to codegen functions as: _test_rol: vspltisw v2, -12 vrlw v2, v2, v2 blr instead of: _test_rol: mfvrsave r2, 256 mr r3, r2 mtvrsave r3 vspltisw v2, -12 vrlw v2, v2, v2 mtvrsave r2 blr Testcase here: CodeGen/PowerPC/vec_vrsave.ll llvm-svn: 27777
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud