summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
diff options
context:
space:
mode:
authorVictor Leschuk <vleschuk@accesssoftek.com>2017-08-24 16:57:10 +0000
committerVictor Leschuk <vleschuk@accesssoftek.com>2017-08-24 16:57:10 +0000
commit471579b52e8cb1b4d6741af899a0d93e5a3109ef (patch)
tree228dcf3d63126b3a30e54dadfcd6ba38f6b261cb /llvm/lib/CodeGen/SelectionDAG
parent33bd85240852c1a26fe08908c0a11febbb819ed2 (diff)
downloadbcm5719-llvm-471579b52e8cb1b4d6741af899a0d93e5a3109ef.tar.gz
bcm5719-llvm-471579b52e8cb1b4d6741af899a0d93e5a3109ef.zip
Add missing break in switch
llvm-svn: 311673
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
index e0825e8e8e3..dfed1dc8fb4 100644
--- a/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
@@ -4067,6 +4067,7 @@ void SelectionDAGLegalize::ConvertNodeToLibcall(SDNode *Node) {
Results.push_back(ExpandFPLibCall(Node, RTLIB::FMA_F32, RTLIB::FMA_F64,
RTLIB::FMA_F80, RTLIB::FMA_F128,
RTLIB::FMA_PPCF128));
+ break;
case ISD::STRICT_FMA:
Results.push_back(ExpandFPLibCall(Node, RTLIB::FMA_F32, RTLIB::FMA_F64,
RTLIB::FMA_F80, RTLIB::FMA_F128,
OpenPOWER on IntegriCloud