summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2007-11-19 15:15:03 +0000
committerDan Gohman <gohman@apple.com>2007-11-19 15:15:03 +0000
commit36347a26f90d0db69a65230f1dc3497498393ca6 (patch)
tree6aea5b0765287a633fff96831ea9eb6ae012f1bd /llvm/lib/CodeGen/SelectionDAG
parent99057116f60505795c19151a7dab94abf50041be (diff)
downloadbcm5719-llvm-36347a26f90d0db69a65230f1dc3497498393ca6.tar.gz
bcm5719-llvm-36347a26f90d0db69a65230f1dc3497498393ca6.zip
Add support in SplitVectorOp for remainder operators.
llvm-svn: 44233
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp5
1 files changed, 4 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
index 4ddcbf6babf..c6b4662b2b4 100644
--- a/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
@@ -6341,7 +6341,10 @@ void SelectionDAGLegalize::SplitVectorOp(SDOperand Op, SDOperand &Lo,
case ISD::FPOW:
case ISD::AND:
case ISD::OR:
- case ISD::XOR: {
+ case ISD::XOR:
+ case ISD::UREM:
+ case ISD::SREM:
+ case ISD::FREM: {
SDOperand LL, LH, RL, RH;
SplitVectorOp(Node->getOperand(0), LL, LH);
SplitVectorOp(Node->getOperand(1), RL, RH);
OpenPOWER on IntegriCloud