summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-11-20 02:32:35 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-11-20 02:32:35 +0000
commitc22215a090557171f55b2babb344ed48d96c1c67 (patch)
treef6ef0ec44a48a7d6e76a1f5309073f6fc214f1fe /llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
parent5f23e9fe737f248b1d0c0d5d0ca832880fb18a32 (diff)
downloadbcm5719-llvm-c22215a090557171f55b2babb344ed48d96c1c67.tar.gz
bcm5719-llvm-c22215a090557171f55b2babb344ed48d96c1c67.zip
- Register scavenger should use MachineRegisterInfo and internal map to find the first use of a register after a given machine instruction.
- When scavenging a register, in addition to the spill, insert a restore before the first use. - Abort if client is looking to scavenge a register even when a previously scavenged register is still live. llvm-svn: 59697
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud