summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2012-03-04 10:43:23 +0000
committerCraig Topper <craig.topper@gmail.com>2012-03-04 10:43:23 +0000
commit1d3265887755f2eac986407343dc7447948e9a72 (patch)
treec0af8f45958150e8a5b2f31d2b67a2ac236182ae /llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
parentdc2cada889b3bcf652fd8f356e2b96cea8e6e228 (diff)
downloadbcm5719-llvm-1d3265887755f2eac986407343dc7447948e9a72.tar.gz
bcm5719-llvm-1d3265887755f2eac986407343dc7447948e9a72.zip
Use uint16_t to store register overlaps to reduce static data.
llvm-svn: 152001
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp b/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
index 09babe19d3d..1017d36b236 100644
--- a/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
@@ -1175,7 +1175,7 @@ static void CheckForLiveRegDef(SUnit *SU, unsigned Reg,
SmallSet<unsigned, 4> &RegAdded,
SmallVector<unsigned, 4> &LRegs,
const TargetRegisterInfo *TRI) {
- for (const unsigned *AliasI = TRI->getOverlaps(Reg); *AliasI; ++AliasI) {
+ for (const uint16_t *AliasI = TRI->getOverlaps(Reg); *AliasI; ++AliasI) {
// Check if Ref is live.
if (!LiveRegDefs[*AliasI]) continue;
OpenPOWER on IntegriCloud