diff options
author | Tim Northover <tnorthover@apple.com> | 2016-09-15 10:09:59 +0000 |
---|---|---|
committer | Tim Northover <tnorthover@apple.com> | 2016-09-15 10:09:59 +0000 |
commit | 32a078ad1a60eb2bc838d7bd341edefb0c0179d1 (patch) | |
tree | 57525d0678415a813b4363d97922a2e82b152b5c /llvm/lib/CodeGen/MachineRegisterInfo.cpp | |
parent | 6a5bac48cf9a033b4c8e974d95bbd2217a151635 (diff) | |
download | bcm5719-llvm-32a078ad1a60eb2bc838d7bd341edefb0c0179d1.tar.gz bcm5719-llvm-32a078ad1a60eb2bc838d7bd341edefb0c0179d1.zip |
GlobalISel: remove "unsized" LLT
It was only really there as a sentinel when instructions had to have precisely
one type. Now that registers are typed, each register really has to have a type
that is sized.
llvm-svn: 281599
Diffstat (limited to 'llvm/lib/CodeGen/MachineRegisterInfo.cpp')
-rw-r--r-- | llvm/lib/CodeGen/MachineRegisterInfo.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/MachineRegisterInfo.cpp b/llvm/lib/CodeGen/MachineRegisterInfo.cpp index ca89a1ff7bc..55306dd6727 100644 --- a/llvm/lib/CodeGen/MachineRegisterInfo.cpp +++ b/llvm/lib/CodeGen/MachineRegisterInfo.cpp @@ -143,7 +143,7 @@ void MachineRegisterInfo::clearVirtRegTypes() { // Verify that the size of the now-constrained vreg is unchanged. for (auto &VRegToType : getVRegToType()) { auto *RC = getRegClass(VRegToType.first); - if (VRegToType.second.isSized() && + if (VRegToType.second.isValid() && VRegToType.second.getSizeInBits() > (RC->getSize() * 8)) llvm_unreachable( "Virtual register has explicit size different from its class size"); |