summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/MachineInstr.cpp
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2008-12-05 05:45:42 +0000
committerDan Gohman <gohman@apple.com>2008-12-05 05:45:42 +0000
commitd24be45d9979250d326a6cc72834722af8f2877e (patch)
tree4ef9648c903ce76f908789e120604ad0c6c6293c /llvm/lib/CodeGen/MachineInstr.cpp
parent67840c9803b57748abdbb732b9729207565a0c3a (diff)
downloadbcm5719-llvm-d24be45d9979250d326a6cc72834722af8f2877e.tar.gz
bcm5719-llvm-d24be45d9979250d326a6cc72834722af8f2877e.zip
Drop the reg argument to isRegReDefinedByTwoAddr, which was redundant.
llvm-svn: 60586
Diffstat (limited to 'llvm/lib/CodeGen/MachineInstr.cpp')
-rw-r--r--llvm/lib/CodeGen/MachineInstr.cpp7
1 files changed, 4 insertions, 3 deletions
diff --git a/llvm/lib/CodeGen/MachineInstr.cpp b/llvm/lib/CodeGen/MachineInstr.cpp
index 5c5ba505b55..2cca6c07b1d 100644
--- a/llvm/lib/CodeGen/MachineInstr.cpp
+++ b/llvm/lib/CodeGen/MachineInstr.cpp
@@ -646,13 +646,14 @@ int MachineInstr::findFirstPredOperandIdx() const {
return -1;
}
-/// isRegReDefinedByTwoAddr - Given the defined register and the operand index,
+/// isRegReDefinedByTwoAddr - Given the index of a register def operand,
/// check if the register def is a re-definition due to two addr elimination.
-bool MachineInstr::isRegReDefinedByTwoAddr(unsigned Reg, unsigned DefIdx) const{
+bool MachineInstr::isRegReDefinedByTwoAddr(unsigned DefIdx) const{
+ assert(getOperand(DefIdx).isDef() && "DefIdx is not a def!");
const TargetInstrDesc &TID = getDesc();
for (unsigned i = 0, e = TID.getNumOperands(); i != e; ++i) {
const MachineOperand &MO = getOperand(i);
- if (MO.isReg() && MO.isUse() && MO.getReg() == Reg &&
+ if (MO.isReg() && MO.isUse() &&
TID.getOperandConstraint(i, TOI::TIED_TO) == (int)DefIdx)
return true;
}
OpenPOWER on IntegriCloud