summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/MIRParser/MIParser.cpp
diff options
context:
space:
mode:
authorQuentin Colombet <qcolombet@apple.com>2016-12-22 21:56:26 +0000
committerQuentin Colombet <qcolombet@apple.com>2016-12-22 21:56:26 +0000
commit7e1f66d6f5d679632b279b64bb1a0f338104730c (patch)
tree3b0a14e14c1589cbc8eba82cb6360d523df42461 /llvm/lib/CodeGen/MIRParser/MIParser.cpp
parentb4e71185b28ff60b47ecfe8ccae99e073562af25 (diff)
downloadbcm5719-llvm-7e1f66d6f5d679632b279b64bb1a0f338104730c.tar.gz
bcm5719-llvm-7e1f66d6f5d679632b279b64bb1a0f338104730c.zip
[RegisterBankInfo] Allow to set a register class when nothing else is set
This is going to be needed to be able to constraint register class on target specific instruction while the RegBankSelect pass did not run yet. llvm-svn: 290375
Diffstat (limited to 'llvm/lib/CodeGen/MIRParser/MIParser.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud