summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/lang/cpp/exceptions/TestCPPExceptionBreakpoints.py
diff options
context:
space:
mode:
authorCoby Tayree <coby.tayree@intel.com>2017-07-24 07:06:37 +0000
committerCoby Tayree <coby.tayree@intel.com>2017-07-24 07:06:37 +0000
commit1f5df89a8cafe60bd12aa15b7ccc58db6b9e1133 (patch)
tree979a96e7501a1c0eb1bd33134381235513c9322a /lldb/packages/Python/lldbsuite/test/lang/cpp/exceptions/TestCPPExceptionBreakpoints.py
parentc48388d3d3017ba1dd060dc17722bd44c6aa042b (diff)
downloadbcm5719-llvm-1f5df89a8cafe60bd12aa15b7ccc58db6b9e1133.tar.gz
bcm5719-llvm-1f5df89a8cafe60bd12aa15b7ccc58db6b9e1133.zip
[X86][InlineAsm][Ms Compatibility]Prefer variable name over a register when the two collides
On MS-style, the following snippet: int eax; __asm mov eax, ebx should yield loading of ebx, into the location pointed by the variable eax This patch sees to it. Currently, a reg-to-reg move would have been invoked. llvm: D34739 Differential Revision: https://reviews.llvm.org/D34740 llvm-svn: 308867
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/lang/cpp/exceptions/TestCPPExceptionBreakpoints.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud