summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/lang/cpp/exceptions/TestCPPExceptionBreakpoints.py
diff options
context:
space:
mode:
authorCoby Tayree <coby.tayree@intel.com>2017-07-24 07:04:55 +0000
committerCoby Tayree <coby.tayree@intel.com>2017-07-24 07:04:55 +0000
commitc48388d3d3017ba1dd060dc17722bd44c6aa042b (patch)
treefc86222cacd9fb89b8e9523e7e39ba0ce1bc30a3 /lldb/packages/Python/lldbsuite/test/lang/cpp/exceptions/TestCPPExceptionBreakpoints.py
parent6c5c6aa9d8d66d431240c75725d62400fc78bf00 (diff)
downloadbcm5719-llvm-c48388d3d3017ba1dd060dc17722bd44c6aa042b.tar.gz
bcm5719-llvm-c48388d3d3017ba1dd060dc17722bd44c6aa042b.zip
[X86][InlineAsm][Ms Compatibility]Prefer variable name over a register when the two collides
On MS-style, the following snippet: int eax; __asm mov eax, ebx should yield loading of ebx, into the location pointed by the variable eax This patch sees to it. Currently, a reg-to-reg move would have been invoked. clang: D34740 Differential Revision: https://reviews.llvm.org/D34739 llvm-svn: 308866
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/lang/cpp/exceptions/TestCPPExceptionBreakpoints.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud