summaryrefslogtreecommitdiffstats
path: root/clang/lib/Format/FormatTokenLexer.cpp
diff options
context:
space:
mode:
authorKristina Brooks <kristina@nym.hush.com>2018-10-02 16:32:32 +0000
committerKristina Brooks <kristina@nym.hush.com>2018-10-02 16:32:32 +0000
commit59500f7a0b8a492fec8b571a4a47cf163204247e (patch)
tree884057a24d9eff3ad5f8e7819844eb4ea3798db3 /clang/lib/Format/FormatTokenLexer.cpp
parent9cfc8eca70318a38cb073bfd0539c572d3a0ae7b (diff)
downloadbcm5719-llvm-59500f7a0b8a492fec8b571a4a47cf163204247e.tar.gz
bcm5719-llvm-59500f7a0b8a492fec8b571a4a47cf163204247e.zip
[Arm builtins] Remove non-necessary IS check
This patch removes the instruction set check to make the msr APSR_nzcvq, ip instruction only execute if Thumb2 is used. The APSR is a subset of the bits of the CPSR (B.1.3.3 of the Arm v7 A and R ARM [1]) and is only available for A and R profiles. However in section B.9.3.11 of the same document we see that: "In the A and R profiles, APSR_nzcvq is the same as CPSR_f" "ARM recommends the APSR forms when only the N, Z, C, V, Q, and GE[3:0] bits are being written." This patch also make those files assemble for Armv8-M Mainline architecture profile. The builtins were cross-compiled for Arm, Aarch64 and Armv6-M, Armv7-M and Armv7E-M targets. Cross-compiled tests were executed for Arm target. [1]: https://developer.arm.com/docs/ddi0406/latest/arm-architecture-reference-manual-armv7-a-and-armv7-r-edition Patch by hug-dev (Hugues de Valon). Differential Revision: https://reviews.llvm.org/D51854 llvm-svn: 343601
Diffstat (limited to 'clang/lib/Format/FormatTokenLexer.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud