summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCameron Zwarich <zwarich@apple.com>2011-05-17 23:26:20 +0000
committerCameron Zwarich <zwarich@apple.com>2011-05-17 23:26:20 +0000
commit33a67ddbd2bde78849f8cbf2db387c8e6828e55a (patch)
treede02e905e0d211d28181716c0790529f2af817b7
parentc5d272766f8e8873f7c58e44a310b670bb7530ec (diff)
downloadbcm5719-llvm-33a67ddbd2bde78849f8cbf2db387c8e6828e55a.tar.gz
bcm5719-llvm-33a67ddbd2bde78849f8cbf2db387c8e6828e55a.zip
Actually, the address operand of the Thumb2 LDREX / STREX instructions *can*
take r13, so we can just make it a GPR. This fixes PR8825. llvm-svn: 131507
-rw-r--r--llvm/lib/Target/ARM/ARMInstrThumb2.td2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrThumb2.td b/llvm/lib/Target/ARM/ARMInstrThumb2.td
index 5e63ed5912a..b8159f13a3a 100644
--- a/llvm/lib/Target/ARM/ARMInstrThumb2.td
+++ b/llvm/lib/Target/ARM/ARMInstrThumb2.td
@@ -158,7 +158,7 @@ def t2addrmode_so_reg : Operand<i32>,
//
def t2addrmode_reg : Operand<i32> {
let PrintMethod = "printAddrMode7Operand";
- let MIOperandInfo = (ops rGPR);
+ let MIOperandInfo = (ops GPR);
let ParserMatchClass = MemMode7AsmOperand;
}
OpenPOWER on IntegriCloud