summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCameron Zwarich <zwarich@apple.com>2011-05-17 23:11:12 +0000
committerCameron Zwarich <zwarich@apple.com>2011-05-17 23:11:12 +0000
commitc5d272766f8e8873f7c58e44a310b670bb7530ec (patch)
tree048d6408488ae8d1fc739334bbc39d037e18f62f
parentb29614b357969986b0d7489c29b2fa341189548e (diff)
downloadbcm5719-llvm-c5d272766f8e8873f7c58e44a310b670bb7530ec.tar.gz
bcm5719-llvm-c5d272766f8e8873f7c58e44a310b670bb7530ec.zip
Correct a minor problem with the Thumb2 LDREX and STREX instruction encodings. They
were marked as taking a tGPR when in reality they take an rGPR. llvm-svn: 131506
-rw-r--r--llvm/lib/Target/ARM/ARMInstrThumb2.td2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrThumb2.td b/llvm/lib/Target/ARM/ARMInstrThumb2.td
index 25b39ba9752..5e63ed5912a 100644
--- a/llvm/lib/Target/ARM/ARMInstrThumb2.td
+++ b/llvm/lib/Target/ARM/ARMInstrThumb2.td
@@ -158,7 +158,7 @@ def t2addrmode_so_reg : Operand<i32>,
//
def t2addrmode_reg : Operand<i32> {
let PrintMethod = "printAddrMode7Operand";
- let MIOperandInfo = (ops tGPR);
+ let MIOperandInfo = (ops rGPR);
let ParserMatchClass = MemMode7AsmOperand;
}
OpenPOWER on IntegriCloud