1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
// Nearly useless stub, it's here to support genericmap.vhd
// no timescale needed
module dsp(
input wire clk,
input wire rstn,
input wire en,
input wire start,
input wire [7:0] param,
input wire [2:0] addr,
input wire [bus_width - 1:0] din,
input wire we,
output wire [13:0] memdin,
output reg [bus_width - 1:0] dout,
output wire [5:0] memaddr,
output wire [13:0] memdout
);
parameter rst_val=1'b0;
parameter [31:0] thing_size=51;
parameter [31:0] bus_width=24;
// Inputs
// Outputs
wire foo;
reg [63:0] sr;
wire [31:0] iparam;
assign iparam = param;
always @(posedge clk) begin
// dout <= std_logic_vector(to_unsigned(1,bus_width));
if(we == 1'b1) begin
sr <= {sr[thing_size - bus_width - 1:0],din};
end
dout <= sr[iparam * bus_width + bus_width - 1 -: bus_width - 1 + 1];
end
endmodule
|
