summaryrefslogtreecommitdiffstats
path: root/translated_examples/test.v
Commit message (Expand)AuthorAgeFilesLines
* Removed unuseful parenthesesRodrigo Alejandro Melo2017-11-171-2/+2
* Squelch some trailing whitespaceLarry Doolittle2017-11-121-4/+4
* Rework some examples so resulting Verilog compilesLarry Doolittle2017-11-101-2/+2
* Fixes in examples and translated examples to avoid some complains of iVerilogRodrigo Alejandro Melo2017-02-191-4/+4
* Modified to use ',' to separate sensitivity list in verilog 2001Rodrigo Alejandro Melo2017-02-171-2/+2
* Changed translated_examples due that Verilog 2001 is now the defaultRodrigo Alejandro Melo2017-02-171-70/+25
* Added command line option --quietRodrigo Alejandro Melo2017-02-171-21/+0
* Added analysis of examples with GHDLRodrigo Alejandro Melo2017-02-141-3/+3
* Space deleted in the <size>'<radix><number> notationRodrigo Alejandro Melo2017-02-091-27/+27
* vhd2vl-2.5Larry Doolittle2015-09-201-2/+2
* vhd2vl-2.4Larry Doolittle2015-09-201-3/+6
* vhd2vl-2.3Larry Doolittle2015-09-201-2/+2
* vhd2vl-2.2Larry Doolittle2015-09-201-0/+242
OpenPOWER on IntegriCloud