summaryrefslogtreecommitdiffstats
path: root/translated_examples/clk.v
Commit message (Expand)AuthorAgeFilesLines
* Removed extra parentheses when parentheses are usedRodrigo Alejandro Melo2017-11-171-1/+1
* Modified to use ',' to separate sensitivity list in verilog 2001Rodrigo Alejandro Melo2017-02-171-3/+3
* Changed translated_examples due that Verilog 2001 is now the defaultRodrigo Alejandro Melo2017-02-171-16/+7
* Added command line option --quietRodrigo Alejandro Melo2017-02-171-21/+0
* Space deleted in the <size>'<radix><number> notationRodrigo Alejandro Melo2017-02-091-3/+3
* vhd2vl-2.5Larry Doolittle2015-09-201-2/+2
* vhd2vl-2.4Larry Doolittle2015-09-201-1/+4
* vhd2vl-2.3Larry Doolittle2015-09-201-2/+2
* vhd2vl-2.2Larry Doolittle2015-09-201-0/+72
OpenPOWER on IntegriCloud