1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
|
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/test/testcases/testMemUtil.py $
#
# OpenPOWER sbe Project
#
# Contributors Listed Below - COPYRIGHT 2017
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG
import sys
import os
import struct
sys.path.append("targets/p9_nimbus/sbeTest" )
import testUtil
err = False
def gethalfword(dataInInt):
hex_string = '0'*(4-len(str(hex(dataInInt))[2:])) + str(hex(dataInInt))[2:]
return list(struct.unpack('<BB',hex_string.decode('hex')))
def getsingleword(dataInInt):
hex_string = '0'*(8-len(str(hex(dataInInt))[2:])) + str(hex(dataInInt))[2:]
return list(struct.unpack('<BBBB',hex_string.decode('hex')))
def getdoubleword(dataInInt):
hex_string = '0'*(16-len(str(hex(dataInInt))[:18][2:])) + str(hex(dataInInt))[:18][2:]
return list(struct.unpack('<BBBBBBBB',hex_string.decode('hex')))
def addItagEcc(arr, itag, ecc, eccVal=0):
arrs = []
while len(arr) > 8:
pice = arr[:8]
arrs += pice
if(itag):
arrs += [1]
if(ecc):
arrs += [eccVal]
arr = arr[8:]
arrs += arr
if(itag):
arrs += [1]
if(ecc):
arrs += [eccVal]
return arrs
def putmem(addr, data, flags, ecc=0):
lenInBytes = len(data)
if(len(data) < 8):
data = data+[0]*(4-len(data))
totalLen = 5 + len(data)/4
coreChipletId = 0x00
if (flags & 0x0040):
# LCO mode is set, so chiplet id - 0x20
coreChipletId = 0x20
req = (getsingleword(totalLen)
+[ 0,0,0xA4,0x02]
+[coreChipletId, ecc]
+gethalfword(flags)
#0,0,0x0,0xA5] #CoreChipletId/EccByte/Flags -> NoEccOverride/CacheInhibit/FastMode/NoTag/NoEcc/AutoIncr/Adu/Proc
+ getdoubleword(addr)
+ getsingleword(lenInBytes) # length of data
+ data)
testUtil.writeUsFifo(req)
testUtil.writeEot( )
testUtil.runCycles( 10000000 )
if(flags & 0x0008):
lenInBytes += int(len(data)/8)
if(flags & 0x0010):
lenInBytes += int(len(data)/8)
expData = (getsingleword(lenInBytes)
+[0xc0,0xde,0xa4,0x02,
0x0,0x0,0x0,0x0,
0x00,0x0,0x0,0x03])
testUtil.readDsFifo(expData)
testUtil.readEot( )
def getmem(addr, len, flags):
req = (getsingleword(6)
+ [0, 0, 0xA4, 0x01]
+ getsingleword(flags)
+ getdoubleword(addr)
+ getsingleword(len))
testUtil.writeUsFifo(req)
testUtil.writeEot( )
# read data
data = []
lenExp = len
if(flags & 0x0008):
lenExp += int(len/8)
if(flags & 0x0010):
lenExp += int(len/8)
for i in range(0, int(-(-float(lenExp)//4))):
data += list(testUtil.readDsEntryReturnVal())
readLen = testUtil.readDsEntryReturnVal()
if(getsingleword(lenExp) != list(readLen)):
print getsingleword(lenExp)
print list(readLen)
raise Exception("Invalid Length")
expResp = [0xc0,0xde,0xa4,0x01,
0x0,0x0,0x0,0x0,
0x00,0x0,0x0,0x03];
testUtil.readDsFifo(expResp)
testUtil.readEot( )
return data[:lenExp]
def getmem_failure(addr, len, flags):
req = (getsingleword(6)
+ [0, 0, 0xA4, 0x01]
+ getsingleword(flags)
+ getdoubleword(addr)
+ getsingleword(len))
testUtil.writeUsFifo(req)
testUtil.writeEot( )
expResp = [0x0, 0x0, 0x0, 0x0,
0xc0,0xde,0xa4,0x01,
0x0,0x2,0x0,0xa,
0x0,0x0,0x0,0x03];
testUtil.readDsFifo(expResp)
testUtil.readEot( )
|
