1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/test/testcases/testFifoReset.py $
#
# OpenPOWER sbe Project
#
# Contributors Listed Below - COPYRIGHT 2016
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG
import sys
sys.path.append("targets/p9_nimbus/sbeTest")
import testUtil
err = False
# Test data that only contains the command header
TESTDATA = [0, 0, 0, 3,
0, 0, 0xA1, 0x01]
# Complete test data
TESTDATA_FULL = [0, 0, 0, 3,
0, 0, 0xA1, 0x01,
0, 0x02, 0x00, 0x01]
# Get capabilities command. This will ensure the DS FIFO gets full
TESTDATA_2 = [0, 0, 0, 2,
0, 0, 0xA8, 0x02]
def main():
try:
testUtil.runCycles(10000000)
# Send a partial chip-op
testUtil.writeUsFifo(TESTDATA)
testUtil.resetFifo()
# Make sure both the upstream and downstrem FIFOs are clear after the reset
testUtil.waitTillUsFifoEmpty()
testUtil.waitTillDsFifoEmpty()
# Now send a complete chip-op on the upstream FIFO
testUtil.writeUsFifo(TESTDATA_FULL)
testUtil.writeEot()
testUtil.resetFifo()
# Make sure both the upstream and downstrem FIFOs are clear after the reset
testUtil.waitTillUsFifoEmpty()
testUtil.waitTillDsFifoEmpty()
# Now send a get capabilities chip-op, so that in response, the DS FIFO
# gets full before we do a reset
testUtil.writeUsFifo(TESTDATA_2)
testUtil.writeEot()
testUtil.resetFifo()
# Make sure both the upstream and downstrem FIFOs are clear after the reset
testUtil.waitTillUsFifoEmpty()
testUtil.waitTillDsFifoEmpty()
except:
print("\nTest completed with error(s), Raise error")
raise
print("\nTest completed with no errors")
main()
if err:
print ("\nTest Suite completed with error(s)")
#sys.exit(1)
else:
print ("\nTest Suite completed with no errors")
#sys.exit(0);
|
