summaryrefslogtreecommitdiffstats
path: root/src/test/testcases/testFastArray.py
blob: bee606930330d8f03f0723d4d8f13f7ad599af7e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/test/testcases/testFastArray.py $
#
# OpenPOWER sbe Project
#
# Contributors Listed Below - COPYRIGHT 2016,2019
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG
from __future__ import print_function
import sys
sys.path.append("targets/p9_nimbus/sbeTest" )
sys.path.append("targets/p9_axone/sbeTest" )
import testUtil
err = False

CONTROL_FAST_ARRAY_SETUP_TESTDATA = [0, 0, 0, 0x05,
                                     0, 0, 0xA6, 0x01,
                                     0, 0x02, 0x20, 0x01,    #PERV, 0x20 - Core chiplet, setup
                                     0x12, 0x34, 0x56, 0x78, #data[0-31]
                                     0x9a, 0xbc, 0xde, 0xf0] #data[32-63]
CONTROL_FAST_ARRAY_CATCHUP_TESTDATA= [0, 0, 0, 0x05,
                                     0, 0, 0xA6, 0x01,
                                     0, 0x02, 0x20, 0x02,    #PERV, 0x20 - Core chiplet, catchup
                                     0x00, 0x00, 0x00, 0x00, #data[0-31]
                                     0x00, 0x00, 0x00, 0x01] #data[32-63]
CONTROL_FAST_ARRAY_CLEANUP_TESTDATA = [0, 0, 0, 0x05,
                                       0, 0, 0xA6, 0x01,
                                       0, 0x02, 0x20, 0x03,    #PERV, 0x20 - Core chiplet, cleanup
                                       0x12, 0x34, 0x56, 0x78, #dont care
                                       0x9a, 0xbc, 0xde, 0xf0] #dont care

CONTROL_FAST_ARRAY_VALID = [0xC0, 0xDE, 0xA6, 0x01,
                             0, 0, 0, 0,
                             0, 0, 0, 0x03]

# MAIN Test Run Starts Here...
#-------------------------------------------------
def main( ):
    testUtil.runCycles( 10000000 )
    print ("\nStarting control fastarray test")
    print ("\nTest case: Setup")
    testUtil.writeUsFifo( CONTROL_FAST_ARRAY_SETUP_TESTDATA)
    testUtil.writeEot( )
    testUtil.readDsFifo( CONTROL_FAST_ARRAY_VALID)
    testUtil.readEot( )
    print ("\nTest case: Catchup")
    testUtil.writeUsFifo(CONTROL_FAST_ARRAY_CATCHUP_TESTDATA)
    testUtil.writeEot( )
    testUtil.readDsFifo( CONTROL_FAST_ARRAY_VALID)
    testUtil.readEot( )
    print ("\nTest case: Cleanup")
    testUtil.writeUsFifo( CONTROL_FAST_ARRAY_CLEANUP_TESTDATA)
    testUtil.writeEot( )
    testUtil.readDsFifo( CONTROL_FAST_ARRAY_VALID)
    testUtil.readEot( )

#-------------------------------------------------
# Calling all test code
#-------------------------------------------------
if testUtil.getMachineName() == "axone":
    try:
        main()
    except:
        print ( "\nTest Suite completed with error(s)" )
        testUtil.collectFFDC()
        raise()

    print ( "\nTest Suite completed with no errors" )
else:
    main()

    if err:
        print ("\nTest Suite completed with error(s)")
        #sys.exit(1)
    else:
        print ("\nTest Suite completed with no errors")
        #sys.exit(0);
OpenPOWER on IntegriCloud