1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
|
# This file will contain all the Pervasive Actions
# Simics action file for istep 2/3/4 procedures.
CAUSE_EFFECT CHIPLETS tp nest xbus mc obus pcie cache ec {
LABEL=[SEEPROM ARRAY INIT ]
# Watch PERV_OPCG_REG0
WATCH=[REG(MYCHIPLET,0x00030002)]
# OPCG_REG0.RUNN_MODE = 1
CAUSE: TARGET=[REG(MYCHIPLET, 0x00030002)] OP=[BIT,ON] BIT=[0]
# OPCG_REG0.OPCG_STARTS_BIST = 1
CAUSE: TARGET=[REG(MYCHIPLET, 0x00030002)] OP=[BIT,ON] BIT=[14]
# OPCG_REG0.OPCG_GO = 1
CAUSE: TARGET=[REG(MYCHIPLET, 0x00030002)] OP=[BIT,ON] BIT=[1]
# OPCG_DONE for CPLT_STAT0 register
EFFECT: TARGET=[REG(MYCHIPLET, 0x00000100)] OP=[BIT,ON] BIT=[8]
# SRAM Abist Done
EFFECT: TARGET=[REG(MYCHIPLET, 0x00000100)] OP=[BIT,ON] BIT=[0]
}
CAUSE_EFFECT CHIPLETS tp nest xbus mc obus pcie cache ec {
LABEL=[SEEPROM SCAN0 MODULE ]
# Watch PERV_OPCG_REG0
WATCH=[REG(MYCHIPLET, 0x00030002)]
# OPCG_REG0.RUN_SCAN0 = 1
CAUSE: TARGET=[REG(MYCHIPLET, 0x00030002)] OP=[BIT,ON] BIT=[2]
# OPCG_DONE for CPLT_STAT0 register
EFFECT: TARGET=[REG(MYCHIPLET, 0x00000100)] OP=[BIT,ON] BIT=[8]
}
# =============================================================================
# Simics action for p9_sbe_tp_chiplet_init3
# =============================================================================
CAUSE_EFFECT CHIPLETS tp nest mc{
LABEL=[Common_Clock_Start_AllRegions]
# Watch PERV_CLK_REGION register
WATCH=[REG(MYCHIPLET,0x00030006)]
# Setup all Clock Domains and Clock Types
CAUSE: TARGET=[REG(MYCHIPLET,0x00030006)] OP=[EQUALTO,BUF] DATA=[LITERAL(64,0x69FE0000 0000E000)]
# Clock running status for SL type should match with expected values.
EFFECT: TARGET=[REG(MYCHIPLET,0x00030008)] OP=[EQUALTO,BUF] DATA=[LITERAL(64,0xF601FFFF FFFFFFFF)]
# Clock running status for NSL type should match with expected values.
EFFECT: TARGET=[REG(MYCHIPLET,0x00030009)] OP=[EQUALTO,BUF] DATA=[LITERAL(64,0xF601FFFF FFFFFFFF)]
# Clock running status for ARY type should match with expected values.
EFFECT: TARGET=[REG(MYCHIPLET,0x0003000A)] OP=[EQUALTO,BUF] DATA=[LITERAL(64,0xF601FFFF FFFFFFFF)]
}
CAUSE_EFFECT{
LABEL=[Start Calibration]
# Watch KVREF_AND_VMEAS_MODE_STATUS_REG register
WATCH=[REG(0x01020007)]
# KVREF_AND_VMEAS_MODE_STATUS_REG.KVREF_START_CAL = 0b1
CAUSE: TARGET=[REG(0x01020007)] OP=[BIT,ON] BIT=[0]
# Check KVREF_AND_VMEAS_MODE_STATUS_REG.KVREF_CAL_DONE
EFFECT: TARGET=[REG(0x01020007)] OP=[BIT,ON] BIT=[16]
}
CAUSE_EFFECT{
LABEL=[Check for OSC ok]
# Setting LOCAL_FIR register value
WATCH=[REG(0x0104000B)]
# PERV.LOCAL_FIR.FIR_IN35 = 0
CAUSE: TARGET=[REG(0x0104000B)] OP=[BIT,OFF] BIT=[35]
# PERV.LOCAL_FIR.FIR_IN36 = 0
CAUSE: TARGET=[REG(0x0104000B)] OP=[BIT,OFF] BIT=[36]
# Check for OSC ok
EFFECT: TARGET=[REG(0x0005001D)] OP=[BIT,OFF] BIT=[21]
EFFECT: TARGET=[REG(0x0005001D)] OP=[BIT,ON] BIT=[28]
# Osc error active
EFFECT: TARGET=[REG(0x01020019)] OP=[BIT,OFF] BIT=[4]
}
# =============================================================================
# Simics action for p9_sbe_npll_setup
# =============================================================================
CAUSE_EFFECT{
LABEL=[SS PLL lock]
#Watch PERV_ROOT_CTRL8_SCOM register
WATCH=[REG(0x00050018)]
# PIB.ROOT_CTRL8.TP_PLL_TEST_ENABLE_DC = 0
CAUSE: TARGET=[REG(0x00050018)] OP=[BIT,OFF] BIT=[12]
# PIB.ROOT_CTRL8.TP_SSPLL_PLL_RESET0_DC = 0
CAUSE: TARGET=[REG(0x00050018)] OP=[BIT,OFF] BIT=[0]
# Check SS PLL lock
EFFECT: TARGET=[REG(0x010F0019)] OP=[BIT,ON] BIT=[0]
}
CAUSE_EFFECT{
LABEL=[CP and IO PLL lock]
# Watch PERV_ROOT_CTRL8_SCOM register
WATCH=[REG(0x00050018)]
# PIB.ROOT_CTRL8.TP_FILTPLL_PLL_RESET1_DC = 0
CAUSE: TARGET=[REG(0x00050018)] OP=[BIT,OFF] BIT=[4]
# Check PLL_LOCK_REG register value
EFFECT: TARGET=[REG(0x010F0019)] OP=[BIT,ON] BIT=[1]
EFFECT: TARGET=[REG(0x010F0019)] OP=[BIT,ON] BIT=[2]
}
CAUSE_EFFECT{
LABEL=[NEST PLL LOCK]
# Watch PERV_ROOT_CTRL8_SCOM register
WATCH=[REG(0x00050018)]
# PIB.PERV_CTRL0.TP_PLLRST_DC = 0
CAUSE: TARGET=[REG(0x00050018)] OP=[BIT,OFF] BIT=[4]
# Check NEST PLL lock
EFFECT: TARGET=[REG(0x010F0019)] OP=[BIT,ON] BIT=[3]
}
# =============================================================================
# Simics action for p9_sbe_nest_startclocks
# =============================================================================
CAUSE_EFFECT CHIPLETS nest mc {
LABEL=[Check checkstop Register]
# Watch PERV_NET_CTRL0_WAND register
WATCH=[REG(MYCHIPLET,0x000F0041)]
# NET_CTRL0.FENCE_EN = 0
CAUSE: TARGET=[REG(MYCHIPLET,0x000F0041)] OP=[BIT,OFF] BIT=[18]
# Check checkstop register
EFFECT: TARGET=[REG(MYCHIPLET,0x00040000)] OP=[EQUALTO,BUF] DATA=[LITERAL(64,0x00000000 00000000)]
}
CAUSE_EFFECT CHIPLETS tp nest xbus mc obus pcie cache ec {
LABEL=[SYNC_CONFIG.CLEAR_CHIPLET_IS_ALIGNED]
# Watch PERV_SYNC_CONFIG
WATCH=[REG(MYCHIPLET,0x00030000)]
# SYNC_CONFIG.CLEAR_CHIPLET_IS_ALIGNED = 0b0
CAUSE: TARGET=[REG(MYCHIPLET,0x00030000)] OP=[BIT,OFF] BIT=[7]
# Getting CPLT_STAT0 register value
EFFECT: TARGET=[REG(MYCHIPLET,0x00000100)] OP=[BIT,ON] BIT=[9]
}
# =============================================================================
# Simics action for p9_sbe_tp_switchgear
# =============================================================================
CAUSE_EFFECT {
LABEL=[I2C Stop Sequence]
# Watch PU_CONTROL_REGISTER_B
WATCH=[REG(0x000A0000)]
# PIB.CONTROL_REGISTER_B.PIB_CNTR_REG_BIT_WITHSTOP_0 = 1
CAUSE: TARGET=[REG(0x000A0000)] OP=[BIT,ON] BIT=[3]
# PIB.CONTROL_REGISTER_B.ENH_MODE_0 = 1
CAUSE: TARGET=[REG(0x000A0000)] OP=[BIT,ON] BIT=[26]
# PIB.STATUS_REGISTER_B.BUS_STATUS_BUSY_0
EFFECT: TARGET=[REG(0x000A0002)] OP=[BIT,OFF] BIT=[44]
}
CAUSE_EFFECT {
LABEL=[Backup Seeprom Magic Num]
# Watch PU_CONTROL_REGISTER_B
WATCH=[REG(0x000A0000)]
CAUSE: TARGET=[REG(0x000A0000)] OP=[EQUALTO,BUF] DATA=[LITERAL(64,0xD8A90290 00000000)]
# PIB.STATUS_REGISTER_B.BUS_STATUS_BUSY_0
EFFECT: TARGET=[REG(0x000A0002)] OP=[BIT,OFF] BIT=[44]
EFFECT: TARGET=[REG(0x000A0003)] OP=[EQUALTO,BUF] DATA=[LITERAL(64,0x58495020 5345504D)]
}
CAUSE_EFFECT {
LABEL=[Normal Seeprom Sequnce Num]
# Watch PU_CONTROL_REGISTER_B
WATCH=[REG(0x000A0000)]
CAUSE: TARGET=[REG(0x000A0000)] OP=[EQUALTO,BUF] DATA=[LITERAL(64,0xD8A90090 00000000)]
# PIB.STATUS_REGISTER_B.BUS_STATUS_BUSY_0
EFFECT: TARGET=[REG(0x000A0002)] OP=[BIT,OFF] BIT=[44]
EFFECT: TARGET=[REG(0x000A0003)] OP=[EQUALTO,BUF] DATA=[LITERAL(64,0x58495020 5345504D)]
}
# =============================================================================
# Simics action for p9_sbe_chiplet_pll_setup
# =============================================================================
CAUSE_EFFECT CHIPLETS nest xbus mc obus{
LABEL=[PLL lock]
# Watch PERV_NET_CTRL0_WAND Register
WATCH=[REG(MYCHIPLET,0x000F0041)]
# NET_CTRL0.PLL_RESET = 0
CAUSE: TARGET=[REG(MYCHIPLET,0x000F0041)] OP=[BIT,OFF] BIT=[4]
# Getting PLL_LOCK_REG register value
EFFECT: TARGET=[REG(MYCHIPLET,0x000F0019)] OP=[BIT,ON] BIT=[0]
}
CAUSE_EFFECT CHIPLETS pcie{
LABEL=[PLL lock]
# Watch PERV_NET_CTRL0_WAND Register
WATCH=[REG(MYCHIPLET,0x000F0041)]
# NET_CTRL0.PLL_RESET = 0
CAUSE: TARGET=[REG(MYCHIPLET,0x000F0041)] OP=[BIT,OFF] BIT=[4]
# Getting PLL_LOCK_REG register value
EFFECT: TARGET=[REG(MYCHIPLET,0x000F0019)] OP=[BIT,ON] BIT=[0]
EFFECT: TARGET=[REG(MYCHIPLET,0x000F0019)] OP=[BIT,ON] BIT=[1]
}
# =============================================================================
# Simics action for p9_start_cbs
# =============================================================================
CAUSE_EFFECT {
LABEL=[CBS_CS_START_BOOT_SEQUENCER]
#Watch PERV_CBS_CS_FSI
WATCH=[CFAM_REG(0x00002801)]
# CFAM.CBS_CS.CBS_CS_START_BOOT_SEQUENCER = 1
CAUSE: TARGET=[CFAM_REG(0x00002801)] OP=[BIT,ON] BIT=[0]
# CFAM.CBS_CS.CBS_CS_INTERNAL_STATE_VECTOR
EFFECT: TARGET=[CFAM_REG(0x00002801)] OP=[AND,BUF] DATA=[LITERAL(32,0xFFFF0000)]
EFFECT: TARGET=[CFAM_REG(0x00002801)] OP=[OR,BUF] DATA=[LITERAL(32,0x00000002)]
}
|
