1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/p9/procedures/hwp/perv/p9_sbe_nest_enable_ridi.C $ */
/* */
/* OpenPOWER sbe Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015,2017 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
//------------------------------------------------------------------------------
/// @file p9_sbe_nest_enable_ridi.C
///
/// @brief Enable ridi controls for NEST logic
//------------------------------------------------------------------------------
// *HWP HW Owner : Abhishek Agarwal <abagarw8@in.ibm.com>
// *HWP HW Backup Owner : Srinivas V Naga <srinivan@in.ibm.com>
// *HWP FW Owner : sunil kumar <skumar8j@in.ibm.com>
// *HWP Team : Perv
// *HWP Level : 3
// *HWP Consumed by : SBE
//------------------------------------------------------------------------------
//## auto_generated
#include "p9_sbe_nest_enable_ridi.H"
#include "p9_perv_scom_addresses.H"
#include "p9_perv_scom_addresses_fld.H"
static fapi2::ReturnCode p9_sbe_nest_enable_ridi_net_ctrl_action_function(
const fapi2::Target<fapi2::TARGET_TYPE_PERV>& i_target_chiplet);
static fapi2::ReturnCode tp_enable_ridi(const
fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip);
fapi2::ReturnCode p9_sbe_nest_enable_ridi(const
fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip)
{
auto l_perv_functional_vector =
i_target_chip.getChildren<fapi2::TARGET_TYPE_PERV>
(fapi2::TARGET_STATE_FUNCTIONAL);
FAPI_DBG("p9_sbe_nest_enable_ridi: Entering ...");
FAPI_DBG("p9_sbe_nest_enable_ridi: Enabling TP RI/DI ...");
//First enable the TP ri/di, originally they were enabled in
//a previous istep, but running the steps in that order
//was allowing LPC traffic to flow while the LPC logic was scanned
FAPI_TRY(tp_enable_ridi(i_target_chip));
FAPI_DBG("p9_sbe_nest_enable_ridi: Enabling TP RI/DI Complete ...");
FAPI_DBG("p9_sbe_nest_enable_ridi: Enabling nest RI/DI ...");
for (auto& l_chplt_trgt : l_perv_functional_vector)
{
uint8_t l_attr_chip_unit_pos = 0; //actual value is read in FAPI_ATTR_GET below
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_UNIT_POS, l_chplt_trgt,
l_attr_chip_unit_pos));
if (!((l_attr_chip_unit_pos == 0x07
|| l_attr_chip_unit_pos == 0x08/* McChiplet */) ||
(l_attr_chip_unit_pos == 0x02 || l_attr_chip_unit_pos == 0x03
|| l_attr_chip_unit_pos == 0x04
|| l_attr_chip_unit_pos == 0x05/* NestChiplet */)))
{
continue;
}
FAPI_INF("Call p9_sbe_nest_enable_ridi_net_ctrl_action_function");
FAPI_TRY(p9_sbe_nest_enable_ridi_net_ctrl_action_function(l_chplt_trgt));
}
FAPI_DBG("p9_sbe_nest_enable_ridi: Enabling nest RI/DI Complete ...");
FAPI_DBG("p9_sbe_nest_enable_ridi: Exiting ...");
fapi_try_exit:
return fapi2::current_err;
}
/// @brief enables TP ridi bits in RC regs
///
/// @param[in] i_target_chip Reference to TARGET_TYPE_PROC_CHIP target
/// @return FAPI2_RC_SUCCESS if success, else error code.
static fapi2::ReturnCode tp_enable_ridi(const
fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip)
{
fapi2::buffer<uint64_t> l_data64;
FAPI_DBG("tp_enable_ridi: Entering ...");
FAPI_INF("tp_enable_ridi:: Enable Recievers, Drivers DI1 & DI2");
//Setting ROOT_CTRL1 register value
FAPI_TRY(fapi2::getScom(i_target_chip, PERV_ROOT_CTRL1_SCOM, l_data64));
l_data64.setBit<PERV_ROOT_CTRL1_TP_RI_DC_B>(); // 19
l_data64.setBit<PERV_ROOT_CTRL1_TP_DI1_DC_B>(); // 20
l_data64.setBit<PERV_ROOT_CTRL1_TP_DI2_DC_B>(); // 21
FAPI_TRY(fapi2::putScom(i_target_chip, PERV_ROOT_CTRL1_SCOM, l_data64));
FAPI_DBG("tp_enable_ridi: Exiting ...");
fapi_try_exit:
return fapi2::current_err;
}
/// @brief Enable Drivers/Recievers of Nest chiplet
///
/// @param[in] i_target_chiplet Reference to TARGET_TYPE_PERV target
/// @return FAPI2_RC_SUCCESS if success, else error code.
static fapi2::ReturnCode p9_sbe_nest_enable_ridi_net_ctrl_action_function(
const fapi2::Target<fapi2::TARGET_TYPE_PERV>& i_target_chiplet)
{
bool l_read_reg = false;
fapi2::buffer<uint64_t> l_data64;
FAPI_DBG("p9_sbe_nest_enable_ridi_net_ctrl_action_function: Entering ...");
FAPI_INF("Check for chiplet enable");
//Getting NET_CTRL0 register value
FAPI_TRY(fapi2::getScom(i_target_chiplet, PERV_NET_CTRL0, l_data64));
l_read_reg = l_data64.getBit<0>(); //l_read_reg = NET_CTRL0.CHIPLET_ENABLE
if ( l_read_reg )
{
FAPI_INF("Enable Recievers, Drivers DI1 & DI2");
//Setting NET_CTRL0 register value
l_data64.flush<0>();
l_data64.setBit<19>(); //NET_CTRL0.RI_N = 1
l_data64.setBit<20>(); //NET_CTRL0.DI1_N = 1
l_data64.setBit<21>(); //NET_CTRL0.DI2_N = 1
FAPI_TRY(fapi2::putScom(i_target_chiplet, PERV_NET_CTRL0_WOR, l_data64));
}
FAPI_DBG("p9_sbe_nest_enable_ridi_net_ctrl_action_function: Exiting ...");
fapi_try_exit:
return fapi2::current_err;
}
|
