summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/perv/p9_sbe_gptr_time_initf.C
blob: d027a4869a95de74e6480f4c67672241e2039633 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p9/procedures/hwp/perv/p9_sbe_gptr_time_initf.C $ */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2016,2017                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
//------------------------------------------------------------------------------
/// @file  p9_sbe_gptr_time_initf.C
///
/// @brief Load time and GPTR rings for all enabled chiplets
//------------------------------------------------------------------------------
// *HWP HW Owner        : Abhishek Agarwal <abagarw8@in.ibm.com>
// *HWP HW Backup Owner : Srinivas V Naga <srinivan@in.ibm.com>
// *HWP FW Owner        : Sunil Kumar <skumar8j@in.ibm.com>
// *HWP Team            : Perv
// *HWP Level           : 2
// *HWP Consumed by     : SBE
//------------------------------------------------------------------------------

#include "p9_sbe_gptr_time_initf.H"
#include "p9_const_common.H"
#include "p9_perv_scom_addresses.H"
#include <p9_ring_id.h>


fapi2::ReturnCode p9_sbe_gptr_time_initf(const
        fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip)
{
    uint8_t l_attr_chip_unit_pos = 0; //actual value is read in FAPI_ATTR_GET below
    fapi2::buffer<uint16_t> l_read_attr_pg;
    bool mc01_iom01 = false;
    bool mc01_iom23 = false;
    bool mc23_iom01 = false;
    bool mc23_iom23 = false;

    FAPI_INF("p9_sbe_gptr_time_initf: Entering ...");

    for( auto& l_chplt_trgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_PERV>
         ( fapi2::TARGET_STATE_FUNCTIONAL))
    {
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_UNIT_POS, l_chplt_trgt, l_attr_chip_unit_pos));
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PG, l_chplt_trgt, l_read_attr_pg));

        if((l_attr_chip_unit_pos == MC01_CHIPLET_ID) && (!l_read_attr_pg.getBit<6>()))
        {
            mc01_iom01 = true;
        }

        if((l_attr_chip_unit_pos == MC01_CHIPLET_ID) && (!l_read_attr_pg.getBit<7>()))
        {
            mc01_iom23 = true;
        }

        if((l_attr_chip_unit_pos == MC23_CHIPLET_ID) && (!l_read_attr_pg.getBit<6>()))
        {
            mc23_iom01 = true;
        }

        if((l_attr_chip_unit_pos == MC23_CHIPLET_ID) && (!l_read_attr_pg.getBit<7>()))
        {
            mc23_iom23 = true;
        }

    }

    for (auto& l_chplt_trgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_MCBIST>
         (fapi2::TARGET_STATE_FUNCTIONAL))
    {
        FAPI_DBG("Scan mc_gptr ring");
        FAPI_TRY(fapi2::putRing(l_chplt_trgt, mc_gptr),
                 "Error from putRing (mc_gptr)");

        FAPI_DBG("Scan mc_pll_gptr ring");
        FAPI_TRY(fapi2::putRing(l_chplt_trgt, mc_pll_gptr),
                 "Error from putRing (mc_pll_gptr)");
        FAPI_DBG("Scan mc_time ring");
        FAPI_TRY(fapi2::putRing(l_chplt_trgt, mc_time),
                 "Error from putRing (mc_time)");
    }

    // mcbist0
    for (auto& l_chplt_trgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_MCBIST>
         (fapi2::TARGET_FILTER_MC_WEST, fapi2::TARGET_STATE_FUNCTIONAL))
    {
        if ( mc01_iom01)
        {
            FAPI_DBG("Scan mc_iom01_gptr ring");
            FAPI_TRY(fapi2::putRing(l_chplt_trgt, mc_iom01_gptr),
                     "Error from putRing (mc_iom01_gptr)");
        }

        if( mc01_iom23 )
        {
            FAPI_DBG("Scan mc_iom23_gptr ring");
            FAPI_TRY(fapi2::putRing(l_chplt_trgt, mc_iom23_gptr),
                     "Error from putRing (mc_iom23_gptr)");
        }
    }

    // mcbist1
    for (auto& l_chplt_trgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_MCBIST>
         (fapi2::TARGET_FILTER_MC_EAST, fapi2::TARGET_STATE_FUNCTIONAL))
    {
        if ( mc23_iom01 )
        {
            FAPI_DBG("Scan mc_iom01_gptr ring");
            FAPI_TRY(fapi2::putRing(l_chplt_trgt, mc_iom01_gptr),
                     "Error from putRing (mc_iom01_gptr)");
        }

        if( mc23_iom23 )
        {
            FAPI_DBG("Scan mc_iom23_gptr ring");
            FAPI_TRY(fapi2::putRing(l_chplt_trgt, mc_iom23_gptr),
                     "Error from putRing (mc_iom23_gptr)");
        }
    }


    for( auto& l_chplt_trgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_PERV>
         ( fapi2::TARGET_STATE_FUNCTIONAL))
    {
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_UNIT_POS, l_chplt_trgt, l_attr_chip_unit_pos));
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PG, l_chplt_trgt, l_read_attr_pg));
        FAPI_DBG("ATTR_PG Value : %#04lx", l_read_attr_pg);

        if ((l_attr_chip_unit_pos == OB0_CHIPLET_ID))/* OBUS0 Chiplet */
        {
            FAPI_DBG("Scan ob0_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob0_gptr),
                     "Error from putRing (ob0_gptr)");
            FAPI_DBG("Scan ob0_pll_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob0_pll_gptr),
                     "Error from putRing (ob0_pll_gptr)");
            FAPI_DBG("Scan ob0_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob0_time),
                     "Error from putRing (ob0_time)");
        }

        if ((l_attr_chip_unit_pos == OB1_CHIPLET_ID))/* OBUS1 Chiplet */
        {
            FAPI_DBG("Scan ob1_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob1_gptr),
                     "Error from putRing (ob1_gptr)");
            FAPI_DBG("Scan ob1_pll_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob1_pll_gptr),
                     "Error from putRing (ob1_pll_gptr)");
            FAPI_DBG("Scan ob1_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob1_time),
                     "Error from putRing (ob1_time)");
        }

        if ((l_attr_chip_unit_pos == OB2_CHIPLET_ID))/* OBUS2 Chiplet */
        {
            FAPI_DBG("Scan ob2_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob2_gptr),
                     "Error from putRing (ob2_gptr)");
            FAPI_DBG("Scan ob2_pll_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob2_pll_gptr),
                     "Error from putRing (ob2_pll_gptr)");
            FAPI_DBG("Scan ob2_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob2_time),
                     "Error from putRing (ob2_time)");
        }

        if ((l_attr_chip_unit_pos == OB3_CHIPLET_ID))/* OBUS3 Chiplet */
        {
            FAPI_DBG("Scan ob3_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob3_gptr),
                     "Error from putRing (ob3_gptr)");
            FAPI_DBG("Scan ob3_pll_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob3_pll_gptr),
                     "Error from putRing (ob3_pll_gptr)");
            FAPI_DBG("Scan ob3_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, ob3_time),
                     "Error from putRing (ob3_time)");
        }

        if ((l_attr_chip_unit_pos == XB_CHIPLET_ID))/* XBUS Chiplet */
        {
            FAPI_DBG("Scan xb_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, xb_gptr),
                     "Error from putRing (xb_gptr)");

            if (!l_read_attr_pg.getBit<5>()) // Cumulus chip - checking for iox0 region
            {
                FAPI_DBG("Scan xb_io0_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, xb_io0_gptr),
                         "Error from putRing (xb_io0_gptr)");

                FAPI_DBG("Scan xb_io0_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, xb_io0_time),
                         "Error from putRing (xb_io0_time)");
            }

            if (!l_read_attr_pg.getBit<6>()) // checking for iox1 region
            {
                FAPI_DBG("Scan xb_io1_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, xb_io1_gptr),
                         "Error from putRing (xb_io1_gptr)");

                FAPI_DBG("Scan xb_io1_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, xb_io1_time),
                         "Error from putRing (xb_io1_time)");
            }

            if (!l_read_attr_pg.getBit<7>()) // checking for iox2 region
            {
                FAPI_DBG("Scan xb_io2_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, xb_io2_gptr),
                         "Error from putRing (xb_io2_gptr)");

                FAPI_DBG("Scan xb_io2_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, xb_io2_time),
                         "Error from putRing (xb_io2_time)");
            }

            FAPI_DBG("Scan xb_pll_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, xb_pll_gptr),
                     "Error from putRing (xb_pll_gptr)");
            FAPI_DBG("Scan xb_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, xb_time),
                     "Error from putRing (xb_time)");


        }

        if ((l_attr_chip_unit_pos == PCI0_CHIPLET_ID))/* PCI0 Chiplet */
        {
            FAPI_DBG("Scan pci0_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, pci0_gptr),
                     "Error from putRing (pci0_gptr)");
            FAPI_DBG("Scan pci0_pll_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, pci0_pll_gptr),
                     "Error from putRing (pci0_pll_gptr)");
            FAPI_DBG("Scan pci0_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, pci0_time),
                     "Error from putRing (pci0_time)");
        }

        if ((l_attr_chip_unit_pos == PCI1_CHIPLET_ID))/* PCI1 Chiplet */
        {
            FAPI_DBG("Scan pci1_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, pci1_gptr),
                     "Error from putRing (pci1_gptr)");
            FAPI_DBG("Scan pci1_pll_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, pci1_pll_gptr),
                     "Error from putRing (pci1_pll_gptr)");
            FAPI_DBG("Scan pci1_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, pci1_time),
                     "Error from putRing (pci1_time)");
        }

        if ((l_attr_chip_unit_pos == PCI2_CHIPLET_ID))/* PCI2 Chiplet */
        {
            FAPI_DBG("Scan pci2_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, pci2_gptr),
                     "Error from putRing (pci2_gptr)");
            FAPI_DBG("Scan pci2_pll_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, pci2_pll_gptr),
                     "Error from putRing (pci2_pll_gptr)");
            FAPI_DBG("Scan pci2_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, pci2_time),
                     "Error from putRing (pci2_time)");
        }

        if ((l_attr_chip_unit_pos == N0_CHIPLET_ID))/* N0 Chiplet */
        {
            FAPI_DBG("Scan n0_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, n0_gptr),
                     "Error from putRing (n0_gptr)");

            if (!l_read_attr_pg.getBit<5>()) //Check nx is enable
            {
                FAPI_DBG("Scan n0_nx_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n0_nx_gptr),
                         "Error from putRing (n0_nx_gptr)");

                FAPI_DBG("Scan n0_nx_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n0_nx_time),
                         "Error from putRing (n0_nx_time)");
            }

            if (!l_read_attr_pg.getBit<6>()) //Check cxa0 is enable
            {
                FAPI_DBG("Scan n0_cxa0_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n0_cxa0_gptr),
                         "Error from putRing (n0_cxa0_gptr)");

                FAPI_DBG("Scan n0_cxa0_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n0_cxa0_time),
                         "Error from putRing (n0_cxa0_time)");
            }

            FAPI_DBG("Scan n0_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, n0_time),
                     "Error from putRing (n0_time)");

        }

        if ((l_attr_chip_unit_pos == N1_CHIPLET_ID))/* N1 Chiplet */
        {
            FAPI_DBG("Scan n1_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, n1_gptr),
                     "Error from putRing (n1_gptr)");

            if (!l_read_attr_pg.getBit<7>()) //Check pbioo0 is enable
            {
                FAPI_DBG("Scan n1_ioo0_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n1_ioo0_gptr),
                         "Error from putRing (n1_ioo0_gptr)");

                FAPI_DBG("Scan n1_ioo0_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n1_ioo0_time),
                         "Error from putRing (n1_ioo0_time)");
            }

            if (!l_read_attr_pg.getBit<8>()) //Check pbioo1 is enable
            {
                FAPI_DBG("Scan n1_ioo1_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n1_ioo1_gptr),
                         "Error from putRing (n1_ioo1_gptr)");

                FAPI_DBG("Scan n1_ioo1_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n1_ioo1_time),
                         "Error from putRing (n1_ioo1_time)");
            }

            if (!l_read_attr_pg.getBit<9>()) //Check mcs23 is enable
            {
                FAPI_DBG("Scan n1_mcs23_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n1_mcs23_gptr),
                         "Error from putRing (n1_mcs23_gptr)");

                FAPI_DBG("Scan n1_mcs23_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n1_mcs23_time),
                         "Error from putRing (n1_mcs23_time)");
            }

            FAPI_DBG("Scan n1_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, n1_time),
                     "Error from putRing (n1_time)");

        }

        if ((l_attr_chip_unit_pos == N2_CHIPLET_ID))/* N2 Chiplet */
        {
            FAPI_DBG("Scan n2_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, n2_gptr),
                     "Error from putRing (n2_gptr)");

            if (!l_read_attr_pg.getBit<9>()) //Check iopsi is enable
            {
                FAPI_DBG("Scan n2_psi_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n2_psi_gptr),
                         "Error from putRing (n2_psi_gptr)");
            }

            if (!l_read_attr_pg.getBit<5>()) //Check cxa1 is enable
            {
                FAPI_DBG("Scan n2_cxa1_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n2_cxa1_gptr),
                         "Error from putRing (n2_cxa1_gptr)");

                FAPI_DBG("Scan n2_cxa1_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n2_cxa1_time),
                         "Error from putRing (n2_cxa1_time)");
            }

            FAPI_DBG("Scan n2_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, n2_time),
                     "Error from putRing (n2_time)");

        }

        if ((l_attr_chip_unit_pos == N3_CHIPLET_ID))/* N3 Chiplet */
        {
            FAPI_DBG("Scan n3_gptr ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, n3_gptr),
                     "Error from putRing (n3_gptr)");
            FAPI_DBG("Scan n3_time ring");
            FAPI_TRY(fapi2::putRing(i_target_chip, n3_time),
                     "Error from putRing (n3_time)");

            if (!l_read_attr_pg.getBit<7>()) // check npu is enabled
            {
                FAPI_DBG("Scan n3_np_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n3_np_gptr),
                         "Error from putRing (n3_np_gptr)");

                FAPI_DBG("Scan n3_np_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n3_np_time),
                         "Error from putRing (n3_np_time)");
            }

            if (!l_read_attr_pg.getBit<10>()) //Check mcs01 is enable
            {
                FAPI_DBG("Scan n3_mcs01_gptr ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n3_mcs01_gptr),
                         "Error from putRing (n3_mcs01_gptr)");

                FAPI_DBG("Scan n3_mcs01_time ring");
                FAPI_TRY(fapi2::putRing(i_target_chip, n3_mcs01_time),
                         "Error from putRing (n3_mcs01_time)");
            }

        }
    }

fapi_try_exit:
    FAPI_INF("p9_sbe_gptr_time_initf: Exiting ...");
    return fapi2::current_err;

}
OpenPOWER on IntegriCloud