blob: acf77368f51619ad27fc1b1c4b22f0975b95b0b6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/p9/common/include/p9a_mc_scom_addresses_fld_fixes.H $ */
/* */
/* OpenPOWER sbe Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2019 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file p9a_mc_scom_addresses_fld_fixes.H
/// @brief Defines constants for scom addresses
///
// *HWP HWP Owner: Ben Gass <bgass@us.ibm.com>
// *HWP FW Owner: Thi Tran <thi@us.ibm.com>
// *HWP Team: SOA
// *HWP Level: 1
// *HWP Consumed by: FSP:HB:HS:OCC:SBE:CME:SGPE:PGPE:FPPE:IPPE
#ifndef __P9A_MC_SCOM_ADDRESSES_FLD_FIXES_H
#define __P9A_MC_SCOM_ADDRESSES_FLD_FIXES_H
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_CONST = 0;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_CONST_LEN = 16;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR11_ACTION = 16;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR11_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR10_ACTION = 20;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR10_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR9_ACTION = 24;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR9_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR8_ACTION = 28;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR8_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR7_ACTION = 32;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR7_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR6_ACTION = 36;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR6_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR5_ACTION = 40;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR5_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR4_ACTION = 44;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR4_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR3_ACTION = 48;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR3_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR2_ACTION = 52;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR2_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR1_ACTION = 56;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR1_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR0_ACTION = 60;
static const uint8_t P9A_MC_REG2_DL0_ERROR_ACTION_FIR0_ACTION_LEN = 4;
static const uint8_t P9A_MC_REG2_DL0_RMT_CONFIG_CONST = 0;
static const uint8_t P9A_MC_REG2_DL0_RMT_CONFIG_CONST_LEN = 32;
static const uint8_t P9A_MC_REG2_DL0_RMT_CONFIG_CFG_DLX2 = 32;
static const uint8_t P9A_MC_REG2_DL0_RMT_CONFIG_CFG_DLX2_LEN = 32;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_SPARE = 0;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_SPARE_LEN = 4;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_PM_CDR_TIMER = 4;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_PM_CDR_TIMER_LEN = 4;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_PM_DIDT_TIMER = 8;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_PM_DIDT_TIMER_LEN = 4;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_PSAV_STS_ENABLE = 12;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_RECAL_TIMER = 13;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_RECAL_TIMER_LEN = 3;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CFG_CMN_1US_TMR = 16;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CFG_CMN_1US_TMR_LEN = 12;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CFG_CMN_DBG_EN = 28;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_DBG_SEL = 29;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_DBG_SEL_LEN = 3;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_RD_RST = 32;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_PRE_SCALAR = 33;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_PRE_SCALAR_LEN = 3;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CFG_CMN_FREEZE = 36;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_PORT_SEL = 37;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_PORT_SEL_LEN = 3;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR3_PS = 40;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR3_PS_LEN = 2;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR3_ES = 42;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR3_ES_LEN = 2;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR2_PS = 44;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR2_PS_LEN = 2;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR2_ES = 46;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR2_ES_LEN = 2;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR1_PS = 48;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR1_PS_LEN = 2;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR1_ES = 50;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR1_ES_LEN = 2;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR0_PS = 52;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR0_PS_LEN = 2;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR0_ES = 54;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR0_ES_LEN = 2;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR3_PE = 56;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR2_PE = 57;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR1_PE = 58;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR0_PE = 59;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR3_EN = 60;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR2_EN = 61;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR1_EN = 62;
static const uint8_t P9A_MC_REG0_CMN_CONFIG_CNTR0_EN = 63;
static const uint8_t P9A_MC_REG2_DL0_CONFIG1_CFG_PREIPL_PRBS_ENA = 4;
static const uint8_t P9A_MC_REG2_DL0_CONFIG1_CFG_PREIPL_PRBS_TIME = 5;
static const uint8_t P9A_MC_REG2_DL0_CONFIG1_CFG_PREIPL_PRBS_TIME_LEN = 3;
#endif
|
