blob: 01228e2aaf7fe98ebf44d60b5ce54902e2ad0377 (
plain)
1
2
3
4
5
6
7
8
9
10
11
|
<?xml version="1.0" encoding="UTF-8"?>
<!-- Workaround to set clock regs. Once simics have fix, we can remove it -->
<testcase>
<simcmd>p9Proc0.proc_chip.invoke parallel_store LOGIC 0xffc50000 \"00000000_00000001\" 64</simcmd>
</testcase>
<!-- Write value to a register and than read it back -->
<testcase>
<simcmd>run-python-file targets/p9_nimbus/sbeTest/testPutGetScom.py</simcmd>
<exitonerror>yes</exitonerror>
</testcase>
|
