blob: 9defe99ffbbf74b9e484a03ab89948a0d19e0ba4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: chips/p9/procedures/ipl/hwp/p9_block_wakeup_intr.C $ */
/* */
/* IBM CONFIDENTIAL */
/* */
/* EKB Project */
/* */
/* COPYRIGHT 2015 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* The source code for this program is not published or otherwise */
/* divested of its trade secrets, irrespective of what has been */
/* deposited with the U.S. Copyright Office. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file p8_block_wakeup_intr.C
/// @brief Set/reset the BLOCK_REG_WKUP_SOURCES bit in the PCBS-PM associated
/// with an EX chiplet
///
// *HWP HWP Owner: Amit Kumar <akumar3@us.ibm.com>
// *HWP FW Owner: Bilicon Patil <bilpatil@in.ibm.com>
// *HWP Team: PM
// *HWP Level: 1
// *HWP Consumed by: FSP:HS
///
/// @verbatim
/// High-level procedure flow:
///
/// With set/reset enum parameter, either set or clear PMGP0(53)
///
/// Procedure Prereq:
/// - System clocks are running
/// @endverbatim
///
//------------------------------------------------------------------------------
// ----------------------------------------------------------------------
// Includes
// ----------------------------------------------------------------------
#include "p9_block_wakeup_intr.H"
// ----------------------------------------------------------------------
// Procedure Function
// ----------------------------------------------------------------------
/// @brief @brief Set/reset the BLOCK_INTR_INPUTS bit in the Core PPM
/// associated with an EX chiplet
fapi2::ReturnCode p9_block_wakeup_intr(
const fapi2::Target<fapi2::TARGET_TYPE_CORE>& i_core_target,
const p9pmblockwkup::OP_TYPE i_operation )
{
FAPI_IMP("p9_block_wakeup_intr start");
#if 0
ecmdDataBufferBase data(64);
uint8_t attr_chip_unit_pos = 0;
// CPMMR Bit definitions
const uint32_t BLOCK_INTR_INPUTS = 11;
FAPI_DBG("Executing with operation %s to Core %s...",
p9pmblockwkup::P9_BLKWKUP_OP_STRING[i_operation],
i_core_target.toEcmdString());
// Get the core number
FAPI_TRY(FAPI_ATTR_GET( ATTR_CHIP_UNIT_POS,
&i_core_target,
attr_chip_unit_pos),
"fapiGetAttribute of ATTR_CHIP_UNIT_POS failed");
FAPI_DBG("Core number = %d", attr_chip_unit_pos);
if (i_operation == p9pmblockwkup::SET)
{
FAPI_INF("Setting Block Interrupt Sources...");
}
else if (i_operation == p9pmblockwkup::CLEAR)
{
FAPI_INF("Clearing Block Interrupt Sources...");
}
else
{
FAPI_ASSERT(false,
BLOCK_WAKEUP_INTR_OP()
.set_OPERATION(i_operation),
"Invalid operation specified.");
}
#endif
FAPI_INF("p9_block_wakeup_intr end");
return fapi2::current_err;
}
|
