summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* reverting FIRs to master values, setting only bit 8Juan Medina2017-02-161-0/+19
* Workaround to fix issue where Powerbus loses track of EQs in DD1Raja Das2017-02-168-7/+249
* p9_xip_tool: tabular ring output for dissectMartin Peschke2017-02-151-19/+75
* p9_xip_tool: cleanup - no intermediate dissect output bufferMartin Peschke2017-02-151-124/+34
* Missing break in istep stopclockRaja Das2017-02-151-0/+1
* p9_xip_tool: cleanup - ring dissect output warningsMartin Peschke2017-02-151-21/+14
* p9_tor: fix debug level for messages disturbing ring dissectionMartin Peschke2017-02-151-9/+20
* p9_pm_pstate_gpe_init and p9_pm_pba_init updates for PGPE bootingGreg Still2017-02-151-1/+10
* adding insert for soft fail threshold for dd1 and dd2Joshua Hannan2017-02-151-0/+17
* Update check_chiplet_states and common_stopclocksAbhishek Agarwal2017-02-151-2/+2
* WAs for HW401811 HW402145 HW403465; DIS_MULTIPLE_TBLW on all modesNick Klazynski2017-02-151-2/+53
* PB Purge Scoms if PBIEQ clock domain is being stoppedRaja Das2017-02-152-3/+65
* p9_sbe_scominit: enable nest DTSsGreg Still2017-02-151-0/+14
* Errl parser fix and support to make DD1 and DD2 images separatelyspashabk-in2017-02-151-1/+2
* Correct SbeRegAccess class variable and move cv_instance to .sbssDoug Gilbert2017-02-132-3/+5
* adjust NV mesh control setup applicationJoe McGill2017-02-123-66/+57
* Remove .out and .map files from simics.tarspashabk-in2017-02-101-6/+1
* Added error xml for p9_hcd_cache_initf & p9_quad_power_offRaja Das2017-02-101-0/+2
* HB/IPL: ex_is_abomination workaround for hostbootYue Du2017-02-104-59/+156
* p9_pfet_init: remove PFET attributes as they have no real valueGreg Still2017-02-101-89/+0
* Revert "Hcode: Drop chiplet fence after scominit and scomcust hwp."YUE DU2017-02-096-77/+113
* Added an empty file for p9_hcd_cache_initf error to be mirroredRaja Das2017-02-091-0/+30
* p9_quad_power_off.C Level 1Greg Still2017-02-091-0/+30
* Update pm_plat_attributes with defaults and better descriptionsGreg Still2017-02-081-41/+141
* p9_sbe_startclock_chiplets -- leave flushmode_inhibit asserted for PCIEJoe McGill2017-02-081-3/+6
* Reordering testcases for CI failurespashabk-in2017-02-081-4/+4
* MPIPL Commits on the Istep FlowRaja Das2017-02-072-18/+13
* Use TimerSvc for DMT.Sachin Gupta2017-02-071-85/+43
* TraceArray HWP integrationspashabk-in2017-02-072-14/+119
* Stopclock chip-op updatespashabk-in2017-02-076-89/+199
* Added support for FILE (traces/attr) in sbe-debug.pyRaja Das2017-02-071-82/+120
* MPIPL Set Attr moved up the sequenceRaja Das2017-02-071-1/+3
* Added Scom to de-assert EDRAM Charge Pumps in Power down sequenceRaja Das2017-02-071-3/+20
* Hcode: Drop chiplet fence after scominit and scomcust hwp.Yue Du2017-02-066-117/+81
* amo cache disabled for dd1 for HW401780Shelton Leung2017-02-061-0/+17
* Add ABUS and L4 targets to FAPI_POS and CHIP_UNIT_POS attributesNick Bofferding2017-02-061-1/+1
* Define ATTR_FAPI_POSDan Crowell2017-02-061-1/+1
* Add base FAPI2 attribute definitionsJoe McGill2017-02-061-0/+47
* make p9_sbe_fastarray_abist_catchup() extern CMatt K. Light2017-02-051-3/+6
* Add check to verify SBE .ring section sizeRichard J. Knight2017-02-054-9/+125
* Fastarray HWP enablespashabk-in2017-02-031-12/+0
* StopClock Isteps in SBE (Debug usecase in MPIPL)Raja Das2017-02-034-7/+63
* Array HWP makefilesspashabk-in2017-02-035-0/+112
* ATTR_CHIP_EC_FEATURE_CORE_TRACE_SCOMABLE attribute in SBEspashabk-in2017-02-031-0/+4
* Revert "FASTARRAY procedure enable"Sachin Gupta2017-02-031-0/+12
* Target Table update as per SBE specspashabk-in2017-02-034-30/+148
* FASTARRAY procedure enablespashabk-in2017-02-031-12/+0
* DD2 image infrastructurespashabk-in2017-02-0318-79/+128
* L2 Fastarray changesnagurram-in2017-02-032-4/+13
* revert fastarray contentJoe McGill2017-02-031-11/+2
OpenPOWER on IntegriCloud