summaryrefslogtreecommitdiffstats
path: root/src/import
Commit message (Collapse)AuthorAgeFilesLines
* Add SPD, ATTR, and code support for thermal sensor fieldsMark Pizzutillo2020-02-182-2/+47
| | | | | | | | | | | | | | | | | | | | | | | In order to not break systems with old DDIMMs or old Explorer FW, this commit includes a workaround to bypass the thermal field parsing if the SPD revision is less than 0.3, as the decoder will try to parse garbage. This can be replaced down the line if needed with a proper API. git-coreq:hostboot:I7400886b90b566bbfdf218bcedf11627acf1d2fd Change-Id: I7400886b90b566bbfdf218bcedf11627acf1d2fd Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/87999 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Dev-Ready: Mark Pizzutillo <mark.pizzutillo@ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/88583 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Refactor PMIC attributes to be at OCMB levelMark Pizzutillo2020-02-171-0/+1
| | | | | | | | | | | | | | | | | | | | | | | | eff_config can now put SPD attributes at OCMB level if the attribute is defined as such. It will ignore any values for DIMM 1 and only use those for DIMM 0 (attributes that will be the same, like PMIC fields, for example) Minor fix to pmic_status_tool_ut failing UTs due to mismatch in help screen git-coreq:hostboot:I5a66f0540ecc65434123c976d83103c99d9ae018 Change-Id: I5a66f0540ecc65434123c976d83103c99d9ae018 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/90584 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: ANDRE A MARIN <aamarin@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/90830 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Adjust idec algorithm for Explorer B.0 formatDan Crowell2020-02-071-3/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The update to B.0 doesn't allow for a change to the register that previously contained the MAJOR_REVISION value. Because of that we are revising the logic that determines the EC level to be a lookup based on a single number instead. Ignore the MAJOR_RELEASE field from CHIP_INFO entirely, it will always =1. Instead we will rely only on the EFUSE bits currently designated for MINOR_RELEASE. Since we lost the ability to have a common M.m we will just use a single incrementing value to represent the ordinal revision number, regardless of major/minor, i.e. the 1st revision is 0, the 2nd is 1, the 10th is 9, etc. So that gives us these values for EFUSE_IMAGE_OUT_3[13:10] A.0 = 0 = 0x10 in Host Firmware A.1 = 1 = 0x11 in Host Firmware B.0 = 2 = 0x20 in Host Firmware B.1 = 3 = 0x21 in Host Firmware (if it were to happen) Change-Id: I878491e8e004c231ce4dcd7abe887a947c7f3dc3 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/89764 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Christian R Geddes <crgeddes@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/89793 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add attribute for SPD_REVISION (byte 1)Mark Pizzutillo2020-02-071-1/+2
| | | | | | | | | | | | | | | | | | | | | Rename previous uses of Byte 192, the ddimm module spd section to avoid ambiguity. Renamed from spd_revision --> ddimm_module_spd_revision git-coreq:hostboot:I039173097619111ae5847660472e75ed9f2d5f1d git-coreq:sbe:I039173097619111ae5847660472e75ed9f2d5f1d git-coreq:hwsv:I039173097619111ae5847660472e75ed9f2d5f1d Change-Id: I039173097619111ae5847660472e75ed9f2d5f1d Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/90410 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/90506 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add TARGET_TYPE_GENERICI2CSLAVE and relevant attributesMark Pizzutillo2020-02-071-42/+43
| | | | | | | | | | | | | | | Change-Id: I7d7579f66aba39ab8a462215417e7ab7745f3a6b Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/90321 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/90331 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* set OTL Err Rpt Mask Reg 0 bit 21, OTL TX ECC UE on CQ buffer read data.Ryan Black2020-01-211-1/+26
| | | | | | | | | | | | | | | Change-Id: Iacb879cf0aab5db14cee794701bdcf70df2b8dd1 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/89053 Reviewed-by: Thi N Tran <thi@us.ibm.com> Reviewed-by: Jenny Huynh <jhuynh@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/89055 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* for defect number HW476620Sheng-Hao Huang2020-01-071-0/+17
| | | | | | | | | | | | | | | Change-Id: I5188183869da97f4d4f0bb9105020d562948c031 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/83724 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Adam S Hale <adam.samuel.hale@ibm.com> Reviewed-by: SHELTON LEUNG <sleung@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/83795 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Support EXP_FW_LOG command to get Explorer FW logsMatt Derksen2019-12-191-2/+2
| | | | | | | | | | | | | | | | | | | Framework to send inband command and a proof of concept adding explorer error log data via collectFfdc RC. Change-Id: I41be5598eb6fb3239fd933e0a0563d1a99ed2fa0 RTC:205128 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82335 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Christian R Geddes <crgeddes@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82796 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add new DDIMM spd version 0_3 and update UTsMark Pizzutillo2019-12-161-1/+2
| | | | | | | | | | | | | | | | Change-Id: I0517bebd0514f0c073e424dc786be7352113c1f8 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/88225 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: ANDRE A MARIN <aamarin@us.ibm.com> Dev-Ready: Mark Pizzutillo <mark.pizzutillo@ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/88232 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add asserts for invalid states of enterprise & half dimm modeMark Pizzutillo2019-12-081-0/+33
| | | | | | | | | | | | | | | Change-Id: I995c333fc7f891ea7fa055097d4377a861a1e391 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/87345 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/87599 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add MCBIST infinite testsMark Pizzutillo2019-12-081-0/+11
| | | | | | | | | | | | | | | Change-Id: I54a042d0612a3debd616fa191f524d583fcc34e8 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/86588 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/86676 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add deconfigure of memory port if mss_freq can't find consensus freqLouis Stermole2019-11-121-3/+16
| | | | | | | | | | | | | | | | | | | | | Fixes condition where MSS_PORT_DOES_NOT_SUPPORT_MAJORITY_FREQ caused the IPL to halt. Fixed procedure code to deconfigure correct port's DIMMs, and updated error XML to call out all DIMMs in freq domain. Also updated error description to be more helpful. Change-Id: Ia08357c1de28f5f03d41b95d81a910d6c2e32451 CQ:SW473836 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/84733 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/84777 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add exp_i2c_scom driver that will be consumed by HB/SBE platformsChristian Geddes2019-11-121-0/+62
| | | | | | | | | | | | | | | | | | | | | | This commit adds a new exp_i2c_scom.H file which contains two functions, i2c_get_scom and i2c_put_scom. These functions will take in a fapi2 OCMB target, an address and a buffer that either contains scom data to write or space for scom data to be written to. The functions use the fapi2::puti2c / fapi2::geti2c interfaces to perform the scoms. Change-Id: I92ac697e9ec4d392e1f382e057fbbf8915b78212 Original-Change-Id: I4de680e187258cbfc57dd71f698dc1fc8760cefb RTC:196806 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67949 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/86610 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add assert for RSP extended data buffer size in exp_draminitMark Pizzutillo2019-11-121-1/+23
| | | | | | | | | | | | | | | Change-Id: If924286f31c31bb66b5191d51afce43c8a1e50d2 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/85774 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/85789 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Update exp_draminit results display for new response structsMark Pizzutillo2019-11-051-0/+13
| | | | | | | | | | | | | | Change-Id: I65df040404585fd5cb3b9b79258e697333079dd8 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81318 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82251 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Replaces NVDIMM flush sequence with CCSTsung Yeung2019-11-053-188/+181
| | | | | | | | | | | | | | | | | | | | | | | | | | | | The current design relies on the power control logic to put the nvdimm into STR. There have been several defects opened on the nvdimm failing to save due to STR not entered but no indication of the function failing to execute. Therefore, the decision has been made to leverage CCS to issue STR and assert RESETn. This gives us full control of what goes onto the bus and not have to worry about STR getting exit due to unwanted mainline traffic. The same CCS sequence has already been exercised numerous times on AC powerloss path. Change-Id: Idd422beea72ee5902674562f5834c1ac9e79fe00 CQ:SW477735 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/85831 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/85880 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add FAPI_ASSERT for unsupported SPD rank in RTT fetchNico Fajardo2019-10-301-0/+15
| | | | | | | | | | | | | | | | | Change-Id: I10523ec048e04eebe35e55894949e54a796a2aa5 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/85430 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/85447 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add code and workarounds for *_omi_setup and *_omi_train for SwiftMark Pizzutillo2019-10-202-5/+55
| | | | | | | | | | | | | | | Change-Id: I139357a553e621b25b46bee6303357c712b67be2 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/83848 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Dev-Ready: Steven B Janssen <janssens@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Christian R Geddes <crgeddes@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/84274 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Enable rolling counter and verification of req id for ExplorerDan Crowell2019-10-201-0/+2
| | | | | | | | | | | | | | | | | | | | | | | | Rather than using a constant value based on which command is being sent to the OCMB, we will instead define an attribute that is set by the platform in some unique way to differentiate this particular command/response from all others going on. This will allow the code to catch bugs where commands erroneously are sent to the wrong target for some reason. Change-Id: I3162a8ac040d8487e9311f770a0466ee8500b415 RTC: 210371 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/83851 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: ANDRE A MARIN <aamarin@us.ibm.com> Reviewed-by: Matt K Light <mklight@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/84632 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* add function to turn on adaptation in bootconfigDevon Baughen2019-10-201-0/+42
| | | | | | | | | | | | | | | Change-Id: Ia5602d413250f1fbbb23d50b113f245526e3bf54 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/84744 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Dev-Ready: Devon A Baughen <devon.baughen1@ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/84890 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Updates to Explorer FW upload toolsLouis Stermole2019-10-031-6/+7
| | | | | | | | | | | | | | | | Change-Id: I4b3034af0dc076fa392efbef1f4f287967bd91f1 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81619 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Glenn Miles <milesg@ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/84337 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* PM: Modified FFDC to avoid corruption of RC in error path.Prem Shanker Jha2019-09-251-11/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | On FSP platform, in case of some errors, HWP captures certain EX level registers. To ensure availability of such registers, FSP first attempts special wakeup. Special wakeup HWP uses FAPI_TRY in its code path. It is known that in FFDC collection path, use of FAPI_TRY leads to corruption of original FAPI2 RC. Commit removes such registers from the capture list. Key_Cronus_Test=PM_REGRESS Change-Id: I23ce8b1a8a4a61f71c7b33c1122fcfac905616c4 CQ: SW471606 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/83863 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S Still <stillgs@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/83956 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Clean up for p10 porting dependency errorsAndre Marin2019-09-252-12/+60
| | | | | | | | | | | | | | | | Change-Id: I02b8dfab08121d4ac9ffbb7dedd37f7083bf527f Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81543 Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82366 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Fixes explorer accessor bugsStephen Glancy2019-09-251-1/+1
| | | | | | | | | | | | | | | | | | Bugs fixed 1) updates the Update delay line command to be 0x22 2) updates number of lanes based upon if there is a spare byte Change-Id: I93f1c12c8111a752631ed7a274f5befd2e824453 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/83833 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/83953 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add "Not Wired" option for OPTICS_CONFIG_MODE attrsChristian Geddes2019-09-091-2/+8
| | | | | | | | | | | | | | | | | | | | | For Swift systems obus1 is not wired to anything. This is causing issues when we attempt to enable the link. If we set it to NOT_WIRED then we should avoid the problem we are seeing currently where obus1 is having the NV link enabled which is getting parity errors as soon as we enabled the obus. Change-Id: I1380388cbf9a967380c6657102a1b1ae9b266014 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82766 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J McGill <jmcgill@us.ibm.com> Reviewed-by: Daniel M Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82793 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Introduce exp_getidec HWPChristian Geddes2019-08-281-0/+16
| | | | | | | | | | | | | | | | | | | | | | | | This hardware procedure is used to read out the chipId and the EC level of a given explorer ocmb. The chipId is an IBM standard that provides information about what kind of chip it is and where it was made. The EC is the write level of the chip. The initial plan was to read all of this info from the CHIP_INFO register but we found that the 2nd nibble of the EC level , which represents the "minor" ec level, was not populated correctly so we must instead read that value from the EFUSE_OUT3 regsiter. Change-Id: Id3dca4449c010ad42f7f3d55428b4efb3f6dfbf0 RTC: 214627 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82712 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82783 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Axone int updatesAdam Hale2019-08-261-0/+17
| | | | | | | | | | | | | | | Change-Id: I6468addadd23f6f252ade88eacfd6a1fd2f47025 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82625 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Reviewed-by: Devon A Baughen <devon.baughen1@ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82635 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* HB Implement Static Analysis with cppcheckLuis Fernandez2019-08-261-1/+2
| | | | | | | | | | | | | | | | | | | | | Inline cppcheck-suppressions for false positives. HB (which pulls in files edited here) will start having the option to implement cppcheck. Change-Id: I08adcf3a344295621c5730fc04516f806c6b85bd RTC: 201451 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82267 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Ilya Smirnov <ismirno@us.ibm.com> Reviewed-by: Glenn Miles <milesg@ibm.com> Reviewed-by: Nicholas E Bofferding <bofferdn@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82297 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Update ocmb i2c driver to send address in read command sequenceChristian Geddes2019-08-261-29/+36
| | | | | | | | | | | | | | | | | | | | | | | | | | As part of the register read operation to a ocmb card the spec tells us to perform 2 commands. The first command is a REGISTER_LATCH cmd which includes the address of the register you want to read. The 2nd cmd is a REGISTER_READ command which, according to the spec does not require the address to be sent again. We found during bringup that the gemini cards were expecting the address to be sent along with the REGISTER_READ cmd as well as with the REGISTER_LATCH cmd. Cronus was doing this in their code so they did not see this problem. As these address bits will be ignored by explorer cards (per the spec) it should be benign the include them with the REGISTER_READ cmd. Change-Id: Ifcade18a290355432df43c0c3e58d6575f1f25b5 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82249 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82257 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* PM: Fix DB0 HangRahul Batra2019-08-261-0/+1
| | | | | | | | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I706ec7b87e777b736153d5765ced0a3f6cea5d96 CQ: SW470688 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81266 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81560 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Adds explorer shmoo traitsStephen Glancy2019-08-261-0/+1
| | | | | | | | | | | | | | Change-Id: I099c3ab4d5a1b14936097d7d231682a0362a3be1 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82139 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82315 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Updates exp access delay regs to set delaysStephen Glancy2019-08-261-0/+1
| | | | | | | | | | | | | | Change-Id: I2d78d348aa64f40410b697aae9bdd44ebc8faf1b Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82086 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82237 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add slbv, slbe extraction to p9_ram_core procedureJenny Huynh2019-08-251-1/+13
| | | | | | | | | | | | | Change-Id: I6efe5d4f8fbb9f893a2371acd108d9d1d3002ecd Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82496 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Matt K Light <mklight@us.ibm.com> Reviewed-by: Thi N Tran <thi@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82502 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* p9_proc_gettracearray -- updates for AxoneJoe McGill2019-08-252-1/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | p9_tracearray_defs.H: - adjust value of PROC_TB_LAST_AXONE_CHIP_TARGET, to cover NPU busses only - introduce PROC_TB_LAST_AXONE_MC_TARGET, to cover OMI busses that logically associate with MC pervasive targets p9_proc_gettracearray.H: - update proc_gettracearray_target_type to return TARGET_TYPE_MC for Axone OMI busses p9_sbe_tracearray.H: - update p9_sbe_tracearray_target_type to return TARGET_TYPE_PERV for Axone OMI busses p9_proc_gettracearray_wrap.C: - add eCMD looper to determine chip type - use chip type to swizzle target type returned by proc_gettracearray_target_type from MCBIST to MC, when running on Axone or Cumulus Change-Id: I5c729385c685ed3b1aac02f1f63b2c81f3e2f0e0 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82308 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Adam S Hale <adam.samuel.hale@ibm.com> Dev-Ready: Joseph J McGill <jmcgill@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/82361 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add workaround for gemini OMI config settingsMark Pizzutillo2019-08-151-0/+17
| | | | | | | | | | | | | | | Change-Id: I4318e5d696056a3250999248aec360ce5ea7bcd3 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81320 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81325 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Fixes maintenance pattern load bugStephen Glancy2019-08-121-21/+0
| | | | | | | | | | | | | | | | | | | | Explorer and Nimbus have different locations within the buffers for the maintenance patterns. This commit fixes a bug where only the Nimbus locations were used. Change-Id: Id8f617191b1ae9a4b09b893a1507d299f240c50f Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81774 Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: ANDRE A MARIN <aamarin@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81913 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Axone Gemini MDI issue workaroundAdam Hale2019-08-121-0/+17
| | | | | | | | | | | | | | | | Change-Id: I3b95102ddf76610380c12f32f39464b8f80b2a07 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81448 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81481 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Axone setup changes to disable bumpy toothpaste workaroundAdam Hale2019-08-111-3/+19
| | | | | | | | | | | | | | | | Change-Id: Id8f2302b2995c2c123b1ef7d4a864ebc935efe00 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78199 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: SHELTON LEUNG <sleung@us.ibm.com> Reviewed-by: Devon A Baughen <devon.baughen1@ibm.com> Dev-Ready: Adam S Hale <adam.samuel.hale@ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78212 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Create workaround for gemini MENTERP register bugMark Pizzutillo2019-08-111-0/+17
| | | | | | | | | | | | | | | | | Bypass writes and reads to the menterp register to avoid FW bug Change-Id: I2dfc96d0408b16a22280d16e3edea3900468cfc0 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81615 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Christian R Geddes <crgeddes@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81631 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Account for OMI technology in initial mcs setup for AxoneChristian Geddes2019-08-062-17/+69
| | | | | | | | | | | | | | | | | | | The scom registers that setup the memory channel's intial state get written during the SBE steps. The hwp that does this needs to be updated to account for the changes to the MCFGP0 register that happened between P9N/P9C and P9A. Change-Id: Icfa50177f9fefca3acabbbc41b60f65d280348e7 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81458 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Adam S Hale <adam.samuel.hale@ibm.com> Reviewed-by: Christian R Geddes <crgeddes@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81482 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Move to long term CLSCOM workaroundAdam Hale2019-08-061-2/+1
| | | | | | | | | | | | | | | | Change-Id: I33ff7d349b63c54794bf6acf806c89d22e5d9ac0 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81474 Reviewed-by: Adam S Hale <adam.samuel.hale@ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Dev-Ready: Adam S Hale <adam.samuel.hale@ibm.com> Reviewed-by: Devon A Baughen <devon.baughen1@ibm.com> Reviewed-by: SHELTON LEUNG <sleung@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81486 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add PRBS training sequence to exp_omi_setupMark Pizzutillo2019-08-062-0/+341
| | | | | | | | | | | | | | | | Change-Id: I85630e3959cd95317c5026f1efaaa8062c4bbbe6 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/80238 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Dev-Ready: Mark Pizzutillo <mark.pizzutillo@ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/80330 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* adding iss 768 init for p9 behaviour in nmmuEmmanuel Sacristan2019-08-061-0/+17
| | | | | | | | | | | | | | | Change-Id: I41d302272200ddc37276f56e238ccab8ed768163 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81386 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Adam S Hale <adam.samuel.hale@ibm.com> Reviewed-by: JAKE C TRUELOVE <jtruelove@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81401 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Adds explorer MCBIST address/data traps processingStephen Glancy2019-08-062-0/+9
| | | | | | | | | | | | | | | Change-Id: If0a805d0568d19076257a4591dd4ac017da36204 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/80910 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: ANDRE A MARIN <aamarin@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81219 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Fapi_Infra:Add new member to structure ErrorInfoCDGSumit Kumar2019-08-063-1/+42
| | | | | | | | | | | | | | | | | | Enabling addition of new member - gardType to the structure to pass on the type of gard when target gets garded. Change-Id: I4c14f8bab585bfbee71b43ee4353b9b243bf7469 CQ: SW462950 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78076 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Manish K. Chowdhary <manichow@in.ibm.com> Reviewed-by: Sumit Kumar <sumit_kumar@in.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78092 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Adds MCBIST beat/byte signature data patternsStephen Glancy2019-07-301-0/+12
| | | | | | | | | | | | | | | Change-Id: I2725cee14d7d52efa84c228f0f454be4e3f6af88 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/80895 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81144 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Streamline the way PIB/NET are initialized between SBE and CronusJoachim Fenkes2019-07-303-73/+55
| | | | | | | | | | | | | | | | | | | | | | | | | Instead of p9_start_cbs swinging the PCB mux to PIB2PCB, do it in p9_sbe_tp_chiplet_init1. The PIBMEM repair code on the SBE does it this way already so no change is needed there. This way, even if we start the SBE but then run isteps in Cronus, both pieces of code will work correctly since they don't depend on previous steps leaving the mux in a specific state. Change-Id: I4a2bd53f813cbb0a00486effb156a3c2a7f4336a CQ: SW470122 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81162 Reviewed-by: Joseph J McGill <jmcgill@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Milton D Miller <miltonm@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Dev-Ready: Joachim Fenkes <fenkes@de.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81191 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Update p9_mss_eff_grouping for Axone supportBen Gass2019-07-302-0/+23
| | | | | | | | | | | | | | | | | Add p9a_omi_setup_bars procedure Add eclipse project files to .gitignore Change-Id: I886807d7c74b0dc367d4823909cad573f35ad77b Original-Change-Id: Ia18cd213ac8b3682e5718b3c631dad631b97170f Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67755 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81260 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Adds p9a_omi_train procedure(START)Alvin Wang2019-07-303-2/+124
| | | | | | | | | | | | | | Change-Id: Iafa88363b862e9175982836f1686199e9366d555 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69721 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81259 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add Axone comment to grouping attributeDan Crowell2019-07-301-4/+4
| | | | | | | | | | | | | | | | | | Pointing out the use of MCC for grouping attribute Change-Id: I5dbd03d18ca4e9d0d6b638d8458c365809f5e68f Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/79460 Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/79499 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
OpenPOWER on IntegriCloud