index
:
talos-sbe
04-16-2019
07-25-2019
master
Blackbird™ SBE sources
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
import
Commit message (
Expand
)
Author
Age
Files
Lines
*
Halt on zero instruction/load/store address
Adam Hale
2017-08-11
2
-2
/
+9
*
Update p9_sbe_load_bootloader Hwp to receive the addr-key stash-2
Raja Das
2017-08-11
4
-1
/
+50
*
p9_sbe_common -- update TP LFIR to match RAS XML v95
Joe McGill
2017-08-10
1
-1
/
+1
*
Fakering and NO_DE_SWIZZLE can not go together.
Sunil Kumar
2017-08-09
1
-0
/
+9
*
Adding p9 security blacklist and whitelist file
spashabk-in
2017-08-08
1
-0
/
+824
*
Centaur istep 11 support
Thi Tran
2017-08-08
2
-0
/
+295
*
Modified gen_accessors script for greater support
Andre Marin
2017-08-08
2
-0
/
+19
*
Level 3: For various PM HWP
Sangeetha T S
2017-08-08
1
-0
/
+1
*
PM: Level3 Special Wakeup Hardware Procedure
Prem Shanker Jha
2017-08-08
1
-0
/
+45
*
L3 Update - p9_ram_core HWPs
Thi Tran
2017-08-08
3
-85
/
+162
*
L3 Update - p9_thread_control HWP
Thi Tran
2017-08-07
3
-275
/
+241
*
Characterization Default Image
Adam Hale
2017-08-07
1
-2
/
+4
*
PSTATE: PGPE_Flags-ATTR_PGPE_HCODE_FUNCTION_ENABLE Fix
Rahul Batra
2017-08-07
1
-2
/
+1
*
Compile failure in cronus env
Richard J. Knight
2017-08-07
1
-1
/
+1
*
L3 update -- p9_sbe_load_bootloader
Joe McGill
2017-08-07
4
-365
/
+575
*
B1814616 - hwsvd sig:11 core dump on zzfp247
Richard J. Knight
2017-08-02
3
-21
/
+72
*
Removed GPE halt workaround from p9_pm_check_quiesce
Sachin Gupta
2017-08-02
1
-21
/
+0
*
Enabled p9_suspend_powman.C
Sachin Gupta
2017-08-02
1
-0
/
+1
*
Use DD1 SW reset for XIVE unit until we get HW reset working in DD2
crgeddes
2017-07-31
3
-179
/
+216
*
p9.int.scom.initfile -- mask SUE FIR for Nimbus DD2
Joe McGill
2017-07-28
1
-0
/
+17
*
Add additional dials to risklevel
Nick Klazynski
2017-07-28
1
-0
/
+17
*
p9.obus.pll.scan.initfile -- adjust Nimbus DD2 POR to 25gbs
Joe McGill
2017-07-28
1
-2
/
+23
*
p9_sbe_chiplet_pll_initf: Level 3
Joachim Fenkes
2017-07-26
3
-3
/
+7
*
p9_sbe_npll_setup: Level 3
Joachim Fenkes
2017-07-26
3
-5
/
+61
*
p9_sbe_npll_initf: Level 3
Joachim Fenkes
2017-07-26
3
-4
/
+8
*
p9_hcd_cache_dcc_skewadjust_setup.C
Anusha Reddy Rangareddygari
2017-07-26
1
-2
/
+2
*
Fixing mmu epsilon write cycles value
Jenny Huynh
2017-07-26
1
-6
/
+0
*
Remove reset_dll from scominit, enable delay line tap points
Andre Marin
2017-07-26
1
-3
/
+20
*
p9.npu.scom.initfile -- FIR updates to align with RAS XML documentation
Joe McGill
2017-07-26
1
-0
/
+35
*
TP, Nest FIR updates -- DD2 updates to match RAS XML
Joe McGill
2017-07-26
4
-9
/
+42
*
GPTR/Overlays stage-2 support
Sumit Kumar
2017-07-26
4
-13
/
+24
*
Set size of enum CHIPLET_TYPE
Sachin Gupta
2017-07-25
1
-1
/
+1
*
p9_sbe_tp_chiplet_init3: Level 3
Joachim Fenkes
2017-07-25
3
-42
/
+76
*
L3 Update - p9_l2/l3_flush.C
Thi Tran
2017-07-24
6
-223
/
+199
*
Suspend HWP Halted Checking
Adam Hale
2017-07-24
1
-58
/
+72
*
p9_sbe_tracearray: Nimbus DD2 updates
Joachim Fenkes
2017-07-24
3
-59
/
+154
*
Removed unnecessary FFDC
Sachin Gupta
2017-07-20
2
-13
/
+1
*
FAPI2 - Enable register ffdc support
Richard J. Knight
2017-07-20
1
-1
/
+4
*
L3 Level changes in p9_avbus_lib.C
Prasad Bg Ranganath
2017-07-20
1
-1
/
+4
*
Istep4: procedures upgrade to level3
Yue Du
2017-07-20
61
-790
/
+842
*
p9_sbe_check_master_stop15: Level 3
Joachim Fenkes
2017-07-20
4
-23
/
+38
*
Add pm_check_quiesce function to list of sbe_check_quiesce function
crgeddes
2017-07-19
2
-0
/
+65
*
Optimized PPE FFDC collection framework
Amit Tendolkar
2017-07-19
9
-188
/
+174
*
Make freq_x_mhz attribute writeable
crgeddes
2017-07-19
1
-1
/
+1
*
PGPE: WOF Phase 2
Rahul Batra
2017-07-19
1
-0
/
+18
*
NMMU FIR, RAS XML updates for Nimbus DD2
Joe McGill
2017-07-19
1
-18
/
+18
*
updates for thread control, ramming with STOP enabled
Joe McGill
2017-07-19
2
-65
/
+42
*
chip XOR swap -- use absolute fabric group ID to form bootloader load address
Joe McGill
2017-07-19
4
-11
/
+25
*
Dumy commit to work-around auto-mirror issue from 38781
Amit Tendolkar
2017-07-18
1
-0
/
+1
*
Have SBE set PSSCR in fused core mode
Dean Sanner
2017-07-17
1
-7
/
+18
[next]