summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9
Commit message (Expand)AuthorAgeFilesLines
...
* L3 draminit and mss_libJacob Harvey2019-01-111-14/+14
* Clean up memdiags ffdc namingJacob Harvey2019-01-111-26/+26
* Move MSS Rosetta map from lab to f/w library, add APILouis Stermole2019-01-111-0/+25
* L3 RAS for draminit_training, eff_config, libJacob Harvey2019-01-111-22/+77
* Fix 1R dual-drop bugsLouis Stermole2019-01-111-0/+28
* Changes to limit DLL cal on spare DP8, stop CSS before startingBrian Silver2019-01-111-1/+18
* Add 3DS DIMM supportBrian Silver2019-01-111-1/+1
* Update memory library for 1R 4gbx4 DIMMBrian Silver2019-01-111-0/+17
* Change target types for memory FFDCRichard J. Knight2019-01-111-24/+19
* FAPI2 - Enable register ffdc supportRichard J. Knight2019-01-111-1/+9
* Update error handling for IPL proceduresBrian Silver2019-01-111-0/+132
* Add memdiags scrub capabilityBrian Silver2019-01-111-0/+1
* Change draminit_mc mcbist subtest to perform compares rather than ECCBrian Silver2019-01-111-0/+29
* Add initial FIR checking for APB interfaceBrian Silver2019-01-111-0/+91
* Add mcbist L2 functionBrian Silver2019-01-111-1/+7
* Initial commit of memory subsystemBrian Silver2019-01-111-0/+115
* P9: NVDIMM SBE Support to Trigger Catastrophic SaveTsung Yeung2019-01-112-0/+293
* P9: NVDIMM SBE Support to Trigger Catastrophic SaveTsung Yeung2019-01-112-2/+24
* apply HW423589 option1 (MCD disable) workaround for p9n DD2.1Joe McGill2018-12-172-18/+12
* Enable Nimbus DD23 risk levelsJenny Huynh2018-12-171-10/+100
* Fixes LRDIMM eff_config bugsStephen Glancy2018-12-171-0/+60
* Removes unused attribute accessorsStephen Glancy2018-12-171-91/+0
* Default DDR4-2933 to 2666Tsung Yeung2018-12-171-1/+2
* Updates the training advanced algorithmStephen Glancy2018-12-171-2/+28
* Change ATTR_MSS_WR_VREF_OFFSET to be override-onlyDan Crowell2018-12-171-1/+3
* Updates custom RD CTR patternStephen Glancy2018-12-171-4/+4
* Updates training advanced and adds custom WR CTRStephen Glancy2018-12-171-4/+26
* Updates WR VREF for characterization resultsStephen Glancy2018-12-171-0/+13
* Add Write CRC attributes to xml and eff_dimmAndre Marin2018-12-171-0/+15
* Disabled Training Advance in simJacob Harvey2018-12-171-2/+0
* Implementing draminit_training_advJacob Harvey2018-12-171-7/+41
* Add in L1 draminit_training_adv filesJacob Harvey2018-12-171-0/+19
* Improve description of ATTR_EFF_RANK_GROUP_OVERRIDELouis Stermole2018-12-171-5/+13
* Remove ZQCAL redundant CCS inst, move to draminit_trainingAndre Marin2018-12-171-14/+30
* Add PHY sequencer refresh settings after draminitAndre Marin2018-12-171-0/+16
* Fix up setup_cal and vref attrsJacob Harvey2018-12-171-0/+15
* Disable RTT_WR during WR_LEVEL cal step, and set equivalent terminationsLouis Stermole2018-12-171-0/+16
* Add attribute ATTR_EFF_RANK_GROUP_OVERRIDELouis Stermole2018-12-171-0/+17
* Fixing raw card setting for DIMMsJacob Harvey2018-12-171-14/+14
* Updates MCBIST for dual-drop systemsStephen Glancy2018-12-171-0/+15
* Disabling temp_refresh_modeJacob Harvey2018-12-171-19/+0
* Add MSS customization support from CRP0 Lx MVPDJoe McGill2018-12-171-2/+16
* Move MRS attributes to eff_config to calc LRDIMMsJacob Harvey2018-12-171-0/+46
* Add read cmd, precharge all cmd, and read cmd CCS instruction and unit testsAndre Marin2018-12-171-1/+1
* Fixing bulk_pwr_throttles calculationsJacob Harvey2018-12-171-1/+14
* Add LRDIMM to translation register infrastructure and unit tests.Andre Marin2018-12-171-19/+28
* Enable read VREF calibrationBrian Silver2018-12-171-1/+1
* Add DP16 workarounds for Nimbus DD1.0Brian Silver2018-12-171-0/+36
* Implement L2 eff_config_thermal, bulk_pwr_throttleJacob Harvey2018-12-171-4/+19
* Fixed CL and timing bugs, unit test augmentationsStephen Glancy2018-12-171-9/+36
OpenPOWER on IntegriCloud