Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Istep4: procedures upgrade to level3 | Yue Du | 2017-07-20 | 1 | -4/+4 |
* | Pstate: Remove legacy VDM code | Christopher M. Riedl | 2017-05-12 | 1 | -9/+0 |
* | Istep4: clean up istep4 todo items and mark them with RTC | Yue Du | 2017-01-31 | 1 | -13/+15 |
* | Istep4: Enable poll for DPLL lock in p9_hcd_cache_dpll_setup | Yue Du | 2016-11-21 | 1 | -0/+8 |
* | HW390253: change core scan ratio to 2:1 as clock controller is 2:1 | Yue Du | 2016-10-14 | 1 | -2/+5 |
* | core_chiplet_reset: SCAN_RATIO set according to ATTR_DPLL_BYPASS: 0=4:1, 1=1:1 | Joe Dery | 2016-09-08 | 1 | -1/+21 |
* | SBE move import` | Shakeeb | 2016-09-01 | 1 | -0/+176 |