summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/core/p9_hcd_core_chiplet_reset.C
Commit message (Expand)AuthorAgeFilesLines
* Istep4: procedures upgrade to level3Yue Du2017-07-201-4/+4
* Pstate: Remove legacy VDM codeChristopher M. Riedl2017-05-121-9/+0
* Istep4: clean up istep4 todo items and mark them with RTCYue Du2017-01-311-13/+15
* Istep4: Enable poll for DPLL lock in p9_hcd_cache_dpll_setupYue Du2016-11-211-0/+8
* HW390253: change core scan ratio to 2:1 as clock controller is 2:1Yue Du2016-10-141-2/+5
* core_chiplet_reset: SCAN_RATIO set according to ATTR_DPLL_BYPASS: 0=4:1, 1=1:1Joe Dery2016-09-081-1/+21
* SBE move import`Shakeeb2016-09-011-0/+176
OpenPOWER on IntegriCloud