summaryrefslogtreecommitdiffstats
path: root/import/chips/p9/procedures/xml/attribute_info
Commit message (Expand)AuthorAgeFilesLines
* VBU IPL regression framework updatesJoe McGill2016-09-012-2/+7
* Updates to incorporate pll bucket to freq mapping from a header filePrachi Gupta2016-09-011-0/+1
* Added details to nest attributes regarding frequenciesAndres Lugo-Reyes2016-08-261-2/+4
* nest_attributes.xml -- add initToZero tag for fabric link related attributesJoe McGill2016-08-241-0/+12
* Change ATTR_MRW_ENHANCED_GROUPING_NO_MIRRORING nameThi Tran2016-08-241-5/+4
* L2 HWP -- p9_setup_barsJoe McGill2016-08-242-7/+34
* Fixing Attr_PG attribute value mismatchesSoma BhanuTej2016-08-231-2/+2
* p9_query_mssinfo for single chip mss information query.xiaozq2016-08-191-0/+1
* changed ATTR_PG value for XB from E01D to E00DSrinivas Naga2016-08-191-1/+1
* p9_sbe_attributes xml file updatesAnusha Reddy Rangareddygari2016-08-171-32/+1
* Update prologs of mirrored files to have apache licenseStephen Cprek2016-08-158-64/+112
* Procedures modified for DD1 changesSunil.Kumar2016-08-112-0/+21
* Attibutes modified for 9067 model.Sunil.Kumar2016-08-111-5/+5
* add values for ATTR_DPLL_VDM_RESPONSE enumerationsJoe McGill2016-08-011-4/+4
* Improve ATTR_PGDan Crowell2016-07-291-1/+6
* Adding in writing to HRMOR for bootloaderCHRISTINA L. GRAVES2016-07-262-0/+13
* Modify #V accessor function for new version 3Andres Lugo-Reyes2016-07-261-1/+1
* Pstate Parameter Block structureGreg Still2016-07-233-187/+640
* Level 2 HWP for p9_hcd_cache_chiplet_l3_dcc_setupAnusha Reddy Rangareddygari2016-07-212-0/+17
* p9_dump_stop_info.C - Level 1Greg Still2016-07-191-1/+24
* Level2 HWP for p9_check_chiplet_statesAbhishek Agarwal2016-07-192-16/+7
* Level 2 HWP for p9_hcd_ccahe_dcc_skewadjust_setupAnusha Reddy Rangareddygari2016-07-121-2/+2
* attributes: use ATTR_BOOT_FREQ_MULT (drop FMULT), fix VBU sc/mc EP03 ATTR_PGJoe Dery2016-07-112-14/+1
* Add ATTR_PG to SBE attributesSantosh Puranik2016-07-111-231/+96
* Use ATTR_PG attributeSantosh Puranik2016-07-081-680/+0
* Level1 HWP for p9_check_chiplet_statesAbhishek Agarwal2016-07-072-0/+39
* VBU IPL framework updatesJoe McGill2016-07-071-0/+1
* sbe_attributes.xmlAnusha Reddy Rangareddygari2016-07-041-53/+58
* p9_cpu_set_frequency Level 2Sudheendra K Srivathsa2016-07-011-0/+1
* Ec_level attribute support for DD1 attributesAnusha Reddy Rangareddygari2016-07-013-51/+95
* p9_htm_setup (L2) - Part 2: HTM setup/reset/startThi Tran2016-07-011-15/+60
* Level 2 HWP for p9_sbe_npll_setupAnusha Reddy Rangareddygari2016-06-292-4/+41
* Add parameter to setup evid to define action for HWPcrgeddes2016-06-291-9/+7
* Added ATTR_EC and ATTR_NAME to SBE attributesSantosh Puranik2016-06-281-2/+23
* Add p9_proc_gettracearray procedureJoachim Fenkes2016-06-231-1/+19
* Procedure crashes when trying to query an EC featureRichard J. Knight2016-06-231-0/+70
* IPL updates -- IPL_flow_v180Anusha Reddy Rangareddygari2016-06-222-9/+9
* Cache/Core: Istep4 procedure changes for model 9038 and aboveYue Du2016-06-171-0/+4
* values added for some attributeSunil.Kumar2016-06-171-0/+3
* Attribute Review - NestThi Tran2016-06-141-45/+59
* Level 2 HWP p9_getecidAbhishek Agarwal2016-06-132-1/+10
* Level 2 HWP for p9_set_fsi_gp_shadowAnusha Reddy Rangareddygari2016-06-132-134/+13
* Level 2 Procedure for p9_hcd_cache_dcc_skewadjust_setupSoma BhanuTej2016-06-081-0/+8
* New Attribute for PIBMEM RepairSunil.Kumar2016-06-082-0/+41
* Add attribute file for cache-contained specific behaviorJoe McGill2016-06-081-0/+46
* Level 2 HWP for p9_sbe_nest_startclocks,p9_sbe_startclock_chipletsAnusha Reddy Rangareddygari2016-06-082-0/+11
* Level 2 HWP for p9_sbe_chiplet_resetAnusha Reddy Rangareddygari2016-06-082-0/+22
* Level 2 HWP for p9_set_fsi_gp_shadowAnusha Reddy Rangareddygari2016-06-082-1/+133
* Define attributes for synchronous modeDan Crowell2016-05-201-1/+1
* Level 2 HWP for p9_sbe_tp_chiplet_init3Anusha Reddy Rangareddygari2016-05-202-0/+11
OpenPOWER on IntegriCloud