summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/import/chips/p9/sw_simulation/powermgmt.act32
1 files changed, 32 insertions, 0 deletions
diff --git a/src/import/chips/p9/sw_simulation/powermgmt.act b/src/import/chips/p9/sw_simulation/powermgmt.act
index 0ed178df..3531ac3d 100644
--- a/src/import/chips/p9/sw_simulation/powermgmt.act
+++ b/src/import/chips/p9/sw_simulation/powermgmt.act
@@ -6221,3 +6221,35 @@ CAUSE_EFFECT {
## Core 23 End
+##
+## Actions for Procedure - p9_pm_pstate_gpe_init
+##
+
+CAUSE_EFFECT {
+ LABEL=[PGPE_HALT]
+ WATCH=[REG(0x00064010)]
+ CAUSE: TARGET=[REG(0x00064010)] OP=[EQUALTO,BUF] DATA=[LITERAL(64, 10000000 00000000)]
+ #suet PGPE_HALT:tc1- EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,OFF] BIT=[0]
+ EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,ON] BIT=[0]
+}
+
+# SRESET is a pulse in the hardware that will start the GPE (removed it from halted state)
+CAUSE_EFFECT {
+ LABEL=[PGPE_ACTIVE_SRESET]
+ WATCH=[REG(0x00064010)]
+ CAUSE: TARGET=[REG(0x00064010)] OP=[EQUALTO,BUF] DATA=[LITERAL(64, 50000000 00000000)]
+ #suet PGPE_ACTIVE_SRESET:tc1- EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,ON] BIT=[0]
+ EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,OFF] BIT=[0]
+ EFFECT: TARGET=[REG(0x006C08A)] OP=[BIT,ON] BIT=[4]
+}
+
+# HRESET is a pulse in the hardware that will start the GPE (removed it from halted state)
+CAUSE_EFFECT {
+ LABEL=[PGPE_ACTIVE_HRESET]
+ WATCH=[REG(0x00064010)]
+ CAUSE: TARGET=[REG(0x00064010)] OP=[EQUALTO,BUF] DATA=[LITERAL(64, 60000000 00000000)]
+ #suet PGPE_ACTIVE:tc1- EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,ON] BIT=[0]
+ EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,OFF] BIT=[0]
+ EFFECT: TARGET=[REG(0x0006C08A)] OP=[BIT,ON] BIT=[4]
+ EFFECT: TARGET=[REG(0x0006C088)] OP=[BIT,ON] BIT=[0]
+}
OpenPOWER on IntegriCloud