summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/security/p9_security_white_black_list.csv
diff options
context:
space:
mode:
Diffstat (limited to 'src/import/chips/p9/security/p9_security_white_black_list.csv')
-rw-r--r--src/import/chips/p9/security/p9_security_white_black_list.csv1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/import/chips/p9/security/p9_security_white_black_list.csv b/src/import/chips/p9/security/p9_security_white_black_list.csv
index b97710cc..afb0e0ad 100644
--- a/src/import/chips/p9/security/p9_security_white_black_list.csv
+++ b/src/import/chips/p9/security/p9_security_white_black_list.csv
@@ -19,6 +19,7 @@ Version,Chiplet,Base Address,Chiplet Id - range,Bit Mask,User,Register Name,Desc
,Nest 3,0x05013419,0x05,,HWSV,PB Electrical Round-Trip Delay Control Register,p9_tod_setup.C,write_whitelist,
,TP,0x00040010,0x00,,HWSV,TOD chip control register,p9_tod_setup.C,write_whitelist,
,TP,0x00040022,0x00,,HWSV,TOD start fsm register,p9_tod_init.C,write_whitelist,
+,TP,0x01020019,0x01,,CINI,sticky error register for system reference clock,osccClockReg.C,write_whitelist,
,NEST,0x05013819,0x05,,HWSV,TOD delay register,p9_tod_setup.C,write_whitelist,
,Nest 3,0x05012913,0x05,,HWSV,PSI Host Bridge Control/Status Register(CLEAR),hwcoProcPsiInit.C,write_whitelist,
,Nest 3,0x0501290E,0x05,,HWSV,PSI Host Bridge Control/Status Register,hwcoProcPsiInit.C,write_whitelist,
OpenPOWER on IntegriCloud