diff options
author | Sachin Gupta <sgupta2m@in.ibm.com> | 2018-06-14 05:40:57 -0500 |
---|---|---|
committer | Sachin Gupta <sgupta2m@in.ibm.com> | 2018-06-14 23:41:35 -0400 |
commit | 7a3d56b6644aab1fb2945ef50a13697e509f5172 (patch) | |
tree | f29c72caaf0ad0541b568943f55c0670367a2a81 /src | |
parent | 88ab568acc8dadb66c6afab6bf1cd061f1c5e938 (diff) | |
download | talos-sbe-7a3d56b6644aab1fb2945ef50a13697e509f5172.tar.gz talos-sbe-7a3d56b6644aab1fb2945ef50a13697e509f5172.zip |
Add TOD delay register in whitelist
Change-Id: I19845b7376170935b3f5715e01c7f0381f4b4f60
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/60543
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Reviewed-by: Manish K. Chowdhary <manichow@in.ibm.com>
Reviewed-by: SANTOSH BALASUBRAMANIAN <sbalasub@in.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/60547
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src')
-rw-r--r-- | src/import/chips/p9/security/p9_security_white_black_list.csv | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/import/chips/p9/security/p9_security_white_black_list.csv b/src/import/chips/p9/security/p9_security_white_black_list.csv index 2f56ebe2..2406d22b 100644 --- a/src/import/chips/p9/security/p9_security_white_black_list.csv +++ b/src/import/chips/p9/security/p9_security_white_black_list.csv @@ -19,6 +19,7 @@ Version,Chiplet,Base Address,Chiplet Id - range,User,Register Name,Description/U ,Nest 3,0x05013419,0x05,HWSV,PB Electrical Round-Trip Delay Control Register,p9_tod_setup.C,write_whitelist, ,TP,0x00040010,0x00,HWSV,TOD chip control register,p9_tod_setup.C,write_whitelist, ,TP,0x00040022,0x00,HWSV,TOD start fsm register,p9_tod_init.C,write_whitelist, +,NEST,0x05013819,0x05,HWSV,TOD delay register,p9_tod_setup.C,write_whitelist, ,Nest 3,0x05012913,0x05,HWSV,PSI Host Bridge Control/Status Register(CLEAR),hwcoProcPsiInit.C,write_whitelist, ,Nest 3,0x0501290E,0x05,HWSV,PSI Host Bridge Control/Status Register,hwcoProcPsiInit.C,write_whitelist, ,Nest 2,0x04011830,0x04,HWSV,PSI Tx Cntl Reg,hwcoProcPsiInit.C,write_whitelist, |