summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorStephen Glancy <sglancy@us.ibm.com>2017-04-12 13:45:43 -0500
committerspashabk-in <shakeebbk@in.ibm.com>2017-09-12 00:14:40 -0500
commit202834950a9ab70e23d0ee1cfb038ad8fae0d5c0 (patch)
treeaddc9d0ff1aa85cd37a8719f6e48ebab67dfa6f4 /src
parent328a82a4fa0c582306426e06b343e512ea63369c (diff)
downloadtalos-sbe-202834950a9ab70e23d0ee1cfb038ad8fae0d5c0.tar.gz
talos-sbe-202834950a9ab70e23d0ee1cfb038ad8fae0d5c0.zip
Added read ctr bad delay workaround
The workaround finds the median and moves delays below a specified percentage of this median to be the median value. Change-Id: I84c014346ceee657d70e821aea864f59243338dd Original-Change-Id: I058c61a1e7734771ab31be3f48760030fbf945b5 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39178 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Diffstat (limited to 'src')
-rw-r--r--src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml17
1 files changed, 17 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml
index 9b4e5e8f..48430f6c 100644
--- a/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml
+++ b/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml
@@ -2676,6 +2676,23 @@
</attribute>
<attribute>
+ <id>ATTR_CHIP_EC_FEATURE_MSS_RUN_RD_CTR_WOKRAROUND</id>
+ <targetType>TARGET_TYPE_PROC_CHIP</targetType>
+ <description>
+ In below DD2 Nimbus, a workaround after read centering might need to be run.
+ </description>
+ <chipEcFeature>
+ <chip>
+ <name>ENUM_ATTR_NAME_NIMBUS</name>
+ <ec>
+ <value>0x20</value>
+ <test>LESS_THAN</test>
+ </ec>
+ </chip>
+ </chipEcFeature>
+ </attribute>
+
+ <attribute>
<id>ATTR_CHIP_EC_FEATURE_MSS_ODT_CONFIG</id>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
<description>
OpenPOWER on IntegriCloud