summaryrefslogtreecommitdiffstats
path: root/src/test
diff options
context:
space:
mode:
authorSachin Gupta <sgupta2m@in.ibm.com>2017-01-19 08:14:48 -0500
committerSachin Gupta <sgupta2m@in.ibm.com>2017-01-19 08:35:04 -0500
commita586efdb4560bfb3617f16548f8796128a3968cc (patch)
treee27bf348cc8c8085746a9d6bee931afb8d404d00 /src/test
parent6db5525cfc0edac1ec58006417e6577bc81593d9 (diff)
downloadtalos-sbe-a586efdb4560bfb3617f16548f8796128a3968cc.tar.gz
talos-sbe-a586efdb4560bfb3617f16548f8796128a3968cc.zip
Revert "SBE fastarray chip-op"
This reverts commit 58ca2d13fcdde12e57950fbd1254070a7f107fd7. Change-Id: Ic4054e391338df13d53866c3c811d246376a9433 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35087 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/test')
-rwxr-xr-xsrc/test/testcases/test.xml1
-rw-r--r--src/test/testcases/testFastAccess.xml28
-rw-r--r--src/test/testcases/testFastArray.py80
3 files changed, 0 insertions, 109 deletions
diff --git a/src/test/testcases/test.xml b/src/test/testcases/test.xml
index 53366256..76d1998e 100755
--- a/src/test/testcases/test.xml
+++ b/src/test/testcases/test.xml
@@ -43,7 +43,6 @@
<include>../simics/targets/p9_nimbus/sbeTest/testExecutorPutRing.xml</include>
<include>../simics/targets/p9_nimbus/sbeTest/testSystemFabricMap.xml</include>
<include>../simics/targets/p9_nimbus/sbeTest/testArrayAccess.xml</include>
- <include>../simics/targets/p9_nimbus/sbeTest/testFastAccess.xml</include>
<include>../simics/targets/p9_nimbus/sbeTest/testGetRing.xml</include>
<include>../simics/targets/p9_nimbus/sbeTest/testExecutorCntrlTimer.xml</include>
<include>../simics/targets/p9_nimbus/sbeTest/testQuiesce.xml</include>
diff --git a/src/test/testcases/testFastAccess.xml b/src/test/testcases/testFastAccess.xml
deleted file mode 100644
index 00c8fe49..00000000
--- a/src/test/testcases/testFastAccess.xml
+++ /dev/null
@@ -1,28 +0,0 @@
-<!-- IBM_PROLOG_BEGIN_TAG -->
-<!-- This is an automatically generated prolog. -->
-<!-- -->
-<!-- $Source: src/test/testcases/testFastAccess.xml $ -->
-<!-- -->
-<!-- OpenPOWER sbe Project -->
-<!-- -->
-<!-- Contributors Listed Below - COPYRIGHT 2016,2017 -->
-<!-- -->
-<!-- -->
-<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
-<!-- you may not use this file except in compliance with the License. -->
-<!-- You may obtain a copy of the License at -->
-<!-- -->
-<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
-<!-- -->
-<!-- Unless required by applicable law or agreed to in writing, software -->
-<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
-<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
-<!-- implied. See the License for the specific language governing -->
-<!-- permissions and limitations under the License. -->
-<!-- -->
-<!-- IBM_PROLOG_END_TAG -->
-<!-- Control Trace Array Test case -->
-<testcase>
- <simcmd>run-python-file targets/p9_nimbus/sbeTest/testFastArray.py</simcmd>
- <exitonerror>yes</exitonerror>
-</testcase>
diff --git a/src/test/testcases/testFastArray.py b/src/test/testcases/testFastArray.py
deleted file mode 100644
index 69c062e6..00000000
--- a/src/test/testcases/testFastArray.py
+++ /dev/null
@@ -1,80 +0,0 @@
-# IBM_PROLOG_BEGIN_TAG
-# This is an automatically generated prolog.
-#
-# $Source: src/test/testcases/testFastArray.py $
-#
-# OpenPOWER sbe Project
-#
-# Contributors Listed Below - COPYRIGHT 2016,2017
-#
-#
-# Licensed under the Apache License, Version 2.0 (the "License");
-# you may not use this file except in compliance with the License.
-# You may obtain a copy of the License at
-#
-# http://www.apache.org/licenses/LICENSE-2.0
-#
-# Unless required by applicable law or agreed to in writing, software
-# distributed under the License is distributed on an "AS IS" BASIS,
-# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
-# implied. See the License for the specific language governing
-# permissions and limitations under the License.
-#
-# IBM_PROLOG_END_TAG
-import sys
-sys.path.append("targets/p9_nimbus/sbeTest" )
-import testUtil
-err = False
-
-CONTROL_FAST_ARRAY_SETUP_TESTDATA = [0, 0, 0, 0x05,
- 0, 0, 0xA6, 0x01,
- 0, 0x02, 0x20, 0x01, #PERV, 0x20 - Core chiplet, setup
- 0x12, 0x34, 0x56, 0x78, #data[0-31]
- 0x9a, 0xbc, 0xde, 0xf0] #data[32-63]
-CONTROL_FAST_ARRAY_CATCHUP_TESTDATA= [0, 0, 0, 0x05,
- 0, 0, 0xA6, 0x01,
- 0, 0x02, 0x20, 0x02, #PERV, 0x20 - Core chiplet, catchup
- 0x00, 0x00, 0x00, 0x00, #data[0-31]
- 0x00, 0x00, 0x00, 0x01] #data[32-63]
-CONTROL_FAST_ARRAY_CLEANUP_TESTDATA = [0, 0, 0, 0x05,
- 0, 0, 0xA6, 0x01,
- 0, 0x02, 0x20, 0x03, #PERV, 0x20 - Core chiplet, cleanup
- 0x12, 0x34, 0x56, 0x78, #dont care
- 0x9a, 0xbc, 0xde, 0xf0] #dont care
-
-CONTROL_FAST_ARRAY_VALID = [0xC0, 0xDE, 0xA6, 0x01,
- 0, 0, 0, 0,
- 0, 0, 0, 0x03]
-
-# MAIN Test Run Starts Here...
-#-------------------------------------------------
-def main( ):
- testUtil.runCycles( 10000000 )
- print ("\nStarting control fastarray test")
- print ("\nTest case: Setup")
- testUtil.writeUsFifo( CONTROL_FAST_ARRAY_SETUP_TESTDATA)
- testUtil.writeEot( )
- testUtil.readDsFifo( CONTROL_FAST_ARRAY_VALID)
- testUtil.readEot( )
- print ("\nTest case: Catchup")
- testUtil.writeUsFifo(CONTROL_FAST_ARRAY_CATCHUP_TESTDATA)
- testUtil.writeEot( )
- testUtil.readDsFifo( CONTROL_FAST_ARRAY_VALID)
- testUtil.readEot( )
- print ("\nTest case: Cleanup")
- testUtil.writeUsFifo( CONTROL_FAST_ARRAY_CLEANUP_TESTDATA)
- testUtil.writeEot( )
- testUtil.readDsFifo( CONTROL_FAST_ARRAY_VALID)
- testUtil.readEot( )
-
-#-------------------------------------------------
-# Calling all test code
-#-------------------------------------------------
-main()
-
-if err:
- print ("\nTest Suite completed with error(s)")
- #sys.exit(1)
-else:
- print ("\nTest Suite completed with no errors")
- #sys.exit(0);
OpenPOWER on IntegriCloud