summaryrefslogtreecommitdiffstats
path: root/src/test
diff options
context:
space:
mode:
authorSachin Gupta <sgupta2m@in.ibm.com>2018-03-14 09:13:18 -0500
committerShakeeb A. Pasha B K <shakeebbk@in.ibm.com>2018-03-15 06:57:21 -0400
commit967fefdf8af18f6cddeb4c1875c69c4911e2d778 (patch)
treec59adf9389e187c3162c2df4c0c480cf30074b3b /src/test
parentefcd5ec670720ba203abee0f5f182010c648c705 (diff)
downloadtalos-sbe-967fefdf8af18f6cddeb4c1875c69c4911e2d778.tar.gz
talos-sbe-967fefdf8af18f6cddeb4c1875c69c4911e2d778.zip
Fix test sequence
Delay istep 5.2, to avoid HB managing the mem windows before our memory testcases Change-Id: If21eaf65c2a5e17bf3b9e6fb7d85ad0ee877348b Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/55909 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Shakeeb A. Pasha B K <shakeebbk@in.ibm.com>
Diffstat (limited to 'src/test')
-rwxr-xr-xsrc/test/testcases/test.xml5
-rw-r--r--src/test/testcases/testIstep.xml6
2 files changed, 6 insertions, 5 deletions
diff --git a/src/test/testcases/test.xml b/src/test/testcases/test.xml
index 8cc9842e..d1bb92c9 100755
--- a/src/test/testcases/test.xml
+++ b/src/test/testcases/test.xml
@@ -41,6 +41,11 @@
<include>../simics/targets/p9_nimbus/sbeTest/testAduMem.xml</include>
<include>../simics/targets/p9_nimbus/sbeTest/testPSUSetFFDCAddr.xml</include>
<include>../simics/targets/p9_nimbus/sbeTest/testSram.xml</include>
+ <!-- we want to start hostboot after our memory testcases -->
+ <testcase>
+ <simcmd>sbe-istep 5 2</simcmd>
+ <exitonerror>yes</exitonerror>
+ </testcase>
<!-- TODO add testCntlInstruction.xml -->
<include>../simics/targets/p9_nimbus/sbeTest/testRegAccess.xml</include>
<include>../simics/targets/p9_nimbus/sbeTest/testFifoReset.xml</include>
diff --git a/src/test/testcases/testIstep.xml b/src/test/testcases/testIstep.xml
index 00362545..858414e2 100644
--- a/src/test/testcases/testIstep.xml
+++ b/src/test/testcases/testIstep.xml
@@ -5,7 +5,7 @@
<!-- -->
<!-- OpenPOWER sbe Project -->
<!-- -->
-<!-- Contributors Listed Below - COPYRIGHT 2015,2017 -->
+<!-- Contributors Listed Below - COPYRIGHT 2015,2018 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
@@ -317,10 +317,6 @@
<simcmd>sbe-istep 5 1</simcmd>
<exitonerror>yes</exitonerror>
</testcase>
- <testcase>
- <simcmd>sbe-istep 5 2</simcmd>
- <exitonerror>yes</exitonerror>
- </testcase>
<!-- Stash address test case -->
<testcase>
<simcmd>run-python-file targets/p9_nimbus/sbeTest/testMatchStashPair.py</simcmd>
OpenPOWER on IntegriCloud