diff options
author | Greg Still <stillgs@us.ibm.com> | 2016-02-29 13:08:09 -0600 |
---|---|---|
committer | Sachin Gupta <sgupta2m@in.ibm.com> | 2017-01-24 03:48:09 -0500 |
commit | dbf42c997f4e2ecf83245327e0437817ab800b30 (patch) | |
tree | d94f7e4b0eef241b6b9c6816f67c259d9f0c2f3c /src/import/chips/p9 | |
parent | 966af1aea2a8460602a883fbf3db49dad8117d91 (diff) | |
download | talos-sbe-dbf42c997f4e2ecf83245327e0437817ab800b30.tar.gz talos-sbe-dbf42c997f4e2ecf83245327e0437817ab800b30.zip |
p9_pm_pstate_gpe_init Level 2
- Include fapi2::delay for polling and overall timeout calculation
- Unit tested with Suet
- Awan tested with real Hcode to set "PGPEActive" bit
Change-Id: I8d03988b82813542d8e4a40ed6b577838850baf5
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21583
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21584
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/import/chips/p9')
-rw-r--r-- | src/import/chips/p9/sw_simulation/powermgmt.act | 32 |
1 files changed, 32 insertions, 0 deletions
diff --git a/src/import/chips/p9/sw_simulation/powermgmt.act b/src/import/chips/p9/sw_simulation/powermgmt.act index 0ed178df..3531ac3d 100644 --- a/src/import/chips/p9/sw_simulation/powermgmt.act +++ b/src/import/chips/p9/sw_simulation/powermgmt.act @@ -6221,3 +6221,35 @@ CAUSE_EFFECT { ## Core 23 End +## +## Actions for Procedure - p9_pm_pstate_gpe_init +## + +CAUSE_EFFECT { + LABEL=[PGPE_HALT] + WATCH=[REG(0x00064010)] + CAUSE: TARGET=[REG(0x00064010)] OP=[EQUALTO,BUF] DATA=[LITERAL(64, 10000000 00000000)] + #suet PGPE_HALT:tc1- EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,OFF] BIT=[0] + EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,ON] BIT=[0] +} + +# SRESET is a pulse in the hardware that will start the GPE (removed it from halted state) +CAUSE_EFFECT { + LABEL=[PGPE_ACTIVE_SRESET] + WATCH=[REG(0x00064010)] + CAUSE: TARGET=[REG(0x00064010)] OP=[EQUALTO,BUF] DATA=[LITERAL(64, 50000000 00000000)] + #suet PGPE_ACTIVE_SRESET:tc1- EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,ON] BIT=[0] + EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,OFF] BIT=[0] + EFFECT: TARGET=[REG(0x006C08A)] OP=[BIT,ON] BIT=[4] +} + +# HRESET is a pulse in the hardware that will start the GPE (removed it from halted state) +CAUSE_EFFECT { + LABEL=[PGPE_ACTIVE_HRESET] + WATCH=[REG(0x00064010)] + CAUSE: TARGET=[REG(0x00064010)] OP=[EQUALTO,BUF] DATA=[LITERAL(64, 60000000 00000000)] + #suet PGPE_ACTIVE:tc1- EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,ON] BIT=[0] + EFFECT: TARGET=[REG(0x00064021)] OP=[BIT,OFF] BIT=[0] + EFFECT: TARGET=[REG(0x0006C08A)] OP=[BIT,ON] BIT=[4] + EFFECT: TARGET=[REG(0x0006C088)] OP=[BIT,ON] BIT=[0] +} |