diff options
author | Thi Tran <thi@us.ibm.com> | 2017-02-16 19:25:37 -0600 |
---|---|---|
committer | Sachin Gupta <sgupta2m@in.ibm.com> | 2017-02-21 22:55:31 -0500 |
commit | c2d87fc372c41d5eab61006a6e9b97922fe56695 (patch) | |
tree | f6ec4200232de3f09f4de1190643ff22eb7d4b7c /src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml | |
parent | 3901ab59fe2d1ef5b99d9feae6c361d62c69868a (diff) | |
download | talos-sbe-c2d87fc372c41d5eab61006a6e9b97922fe56695.tar.gz talos-sbe-c2d87fc372c41d5eab61006a6e9b97922fe56695.zip |
Removing ATTR_PROC_FABRIC_ADDR_BAR_MODE
We only support Large system forward
Change-Id: Id237e1bdbcb0d1eff34f74b348430df958bcc712
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/36610
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com>
Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com>
Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/36612
Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml')
-rw-r--r-- | src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml | 4 |
1 files changed, 0 insertions, 4 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml index b780d9a1..6a82619c 100644 --- a/src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml +++ b/src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml @@ -216,10 +216,6 @@ <value>0x00</value> </entry> <entry> - <name>ATTR_PROC_FABRIC_ADDR_BAR_MODE</name> - <value>0x01</value> - </entry> - <entry> <name>ATTR_MEM_MIRROR_PLACEMENT_POLICY</name> <value>0x00</value> </entry> |