diff options
| author | Abhishek Agarwal <abagarw8@in.ibm.com> | 2017-09-01 16:49:17 +0200 |
|---|---|---|
| committer | spashabk-in <shakeebbk@in.ibm.com> | 2017-09-12 00:19:27 -0500 |
| commit | 306dcd7b26d7391c388257140eeff6eb58518426 (patch) | |
| tree | d32a0caa2e0e6e97aab7f736e39a431f5da67867 /src/import/chips/p9/procedures/hwp/perv | |
| parent | 0816100d5a0e65f4ac6f3ad2c3b974e3b4a66df6 (diff) | |
| download | talos-sbe-306dcd7b26d7391c388257140eeff6eb58518426.tar.gz talos-sbe-306dcd7b26d7391c388257140eeff6eb58518426.zip | |
ATTR_CHIP_EC_FEATURE_HW406337 support for Axone
Change-Id: Ifce6ec07e888a51ee55f2d53bd884e7fd229c066
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45556
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com>
Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com>
Reviewed-by: PARVATHI RACHAKONDA <prachako@in.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/perv')
| -rw-r--r-- | src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C b/src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C index fd2e1edf..9b308392 100644 --- a/src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C +++ b/src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C @@ -134,7 +134,7 @@ static fapi2::ReturnCode p9_sbe_arrayinit_scan0_and_arrayinit_module_function( { l_data64.flush<1>(); l_data64.clearBit<PERV_1_NET_CTRL0_FENCE_EN>(); - FAPI_DBG("Dropping chiplet fence for MC chiplet in Cumulus"); + FAPI_DBG("Dropping chiplet fence for MC chiplet in Cumulus and on further chips"); FAPI_TRY(fapi2::putScom(i_target_chiplet, PERV_NET_CTRL0_WAND, l_data64)); } @@ -146,7 +146,7 @@ static fapi2::ReturnCode p9_sbe_arrayinit_scan0_and_arrayinit_module_function( { l_data64.flush<0>(); l_data64.setBit<PERV_1_NET_CTRL0_FENCE_EN>(); - FAPI_DBG("Raising back chiplet fence for MC chiplet in Cummulus chip"); + FAPI_DBG("Raising back chiplet fence for MC chiplet in Cummulus and on further chips"); FAPI_TRY(fapi2::putScom(i_target_chiplet, PERV_NET_CTRL0_WOR, l_data64)); } |
