diff options
author | Glenn Miles <milesg@us.ibm.com> | 2015-04-06 16:47:35 -0500 |
---|---|---|
committer | Derk Rembold <rembold@de.ibm.com> | 2015-04-21 09:37:29 -0500 |
commit | 43733c105f4cf5866e04502fe9506f375a5e6edb (patch) | |
tree | 8e66fd3fd1e4baf5be70f00fab4cc1b32011d40e /pk/std/std_common.h | |
parent | 7f2c101774507059eeedbe7744da4ad923c53405 (diff) | |
download | talos-sbe-43733c105f4cf5866e04502fe9506f375a5e6edb.tar.gz talos-sbe-43733c105f4cf5866e04502fe9506f375a5e6edb.zip |
Minor changes to kernel API
-Removed support for fast irq handlers
-Removed sleep_absolute interface
-Removed pk_timer_create_nonpreemptible interface
-Removed pk_interrupt_preemption_enable/disable interfaces
-Removed references to critical/noncritical irqs
-Added application context interfaces
-Added bottom-half support
-Moved timer handler from interrupt to bottom-half
-Moved thread utility functions into a separate file
Change-Id: Ie39fe0363ef52b195a808a8390cc12c2c7478674
Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/16898
Reviewed-by: Glenn R. Miles <milesg@us.ibm.com>
Reviewed-by: Thi N. Tran <thi@us.ibm.com>
Reviewed-by: Richard J. Knight <rjknight@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Reviewed-by: Derk Rembold <rembold@de.ibm.com>
Tested-by: Derk Rembold <rembold@de.ibm.com>
Diffstat (limited to 'pk/std/std_common.h')
-rw-r--r-- | pk/std/std_common.h | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/pk/std/std_common.h b/pk/std/std_common.h index 3c8fda2d..38bc1621 100644 --- a/pk/std/std_common.h +++ b/pk/std/std_common.h @@ -26,14 +26,14 @@ /// Check for interrupts pending in the interrupt status register while the IRQ /// is computed. The IRQ is expected to be stored in r4. If no IRQ is /// pending then load the phantom irq # (EXTERNAL_IRQS). -/// Only the following registers have been saved off and can be used: -/// r3, r4, r5, r6, cr0, lr +/// +/// r1, r2, r3, and r13 must not be modified. All other registers may be used. /// .macro hwmacro_get_ext_irq _lvdg d5, STD_LCL_EISTR #load the 64bit interrupt status into d5 cntlzw r4, r5 - cmpwible r4, 31, external_irq_found #branch if irq is lt or eq to 31 + cmpwible r4, 31, call_external_irq_handler #branch if irq is lt or eq to 31 ## No IRQ pending in r5. Try r6. ## Note: irq # will be 64 (phantom irq) if no bits were set in either register |